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A computerized logic design procedure is presented for a specially
developed computer program that performs all the work required for the
logic design of digital counters or sequential circuits and the simplifi-
cation of Boolean expressions. The program was developed by the Space Support
Division of Sperry Rand Corporation under the sponsorship of the National
Aeronautics and Space Administration (NASA). The program provides a simple,
accurate, and comprehensive logic design capability to users both experienced
and tetally inexperienced in logic design. The manual is written in clear,
easy to understand language and strong emphasis is placed on the use of illus-
trative design examples. Detailed instructions are given for use of the
program and general design theory is included on the methods of Boolean sim-
plification, sequential design procedures and the characteristics of all
types of flip flops.
The program has been developed for two modes of operation: Counter de-
sign and Boolean simplification. In the counter design mode, the program
provides the simplified flip flop input equations for any desired sequence and
using any type of flip flop, JK, RS, D, T, or RST. The simplified logic
equations can be obtained in either sum-of-product or product-of-sum form for
any one or all of the flip-flop types. The program also provides printout of
the intermediate design steps used in obtaining the flip flop input equations.
In the Boolean simplification mode, the program simplifies Boolean logic
functions that can be entered in either sum-of-product or product-of sum form.
The counter design mode can also be used for design of sequential
circuits other than counters. The program can be used for any sequential
design application where a group of flip flops are required to change
states in a prescribed order. Here each flip flop is assigned a binary bit
representation which provides an equivalent count sequence for the prescribed
state changes. The equivalent count sequence is read into the computer the
same as for regular counter designs. The program provides the logic equations
that will cause the flip flops to change states in the prescribed order.
Considerable effort was expended in the development of these pro-
grams to reduce the input data requirements to the simplest level possible
and to present the output results in a self-explanatory and instructive
format. The required input to the program is the data a designer usually
begins with for hand calculations. For counter designs, the input is the
type flip flop and the count sequence in decimal numbers. The output is
the simplified logic equations in proper form for direct implementation with
the specified flip flops and the desired digital gates. For Boolean sim-
plification, the function is read in and printed out in its normal hand
written form.
The manual contains numerous design examples to illustrate all the
uses and capabilities of the program. To make the examples as instructive
and self-explanatory as possible, reduced replicas of the actual data cards
used and the resulting computer printout for these data cards are included
for each example. For several of the design examples it is shown how to
implement the flip flop input equations with NAND, NOR, AND, and OR gates
interconnected with the flip flops to show a complete counter design.
The program also instructs the user in counter design by printing out
the intermediate design steps-used in obtaining the simplified logic equations.
These intermediate steps are the same as those that would be performed if
the counter were designed by hand and include the flip flop transition input
requirements and the counter truth table. Hence, each program printout
also serves as an instructive design example and demonstrates the design pro-
cedure used. Printout of these intermediate steps can be suppressed by a
simple option if desired.
The program greatly reduces the amount of time and effort required for
logic design. Most counter design methods are fairly straightforward but do
involve much laborious and tedious work for long count sequences or unordered
sequences, especially when the logic equations are desired for more than one
type of flip flop. A useful feature of the .program is that for a given count
sequence, the counter design equations can be obtained for several or all of
the available type flip flops. The designer can compare these equations for
simplicity or some other desired characteristic and select the optimum type
flip flop for the given sequence.
The manual is composed of four main parts contained in Sections 2
through 5. Section 2 covers the general digital design concepts utilized
by the program. Included is a description of the iterative and tabular
Boolean simplification techniques used to simplify the Boolean expressions
and the theory of sequential design. The flip flop truth table and input
requirements are given for the JK, RS (Set-Reset), D (Delay), T (Trigger),
and RST (Set-Reset-Trigger) flip flops.
Section 3 contains detailed instructions for the use of the program.
It explains the input formats and how to enter the data onto the data cards
and describes the various options that are available. The output formats
are also explained in detail. Sample designs are given to illustrate the
input and output formats. Section 4 contains design examples that demon-
strate the various options, uses, and capabilities of the program. There
are eleven examples given, six counter designs and five simplifications of
Boolean expressions.
The program consists of a main-line program and ten subroutine programs.
Complete documentation for these programs is given in Section 5. This
section contains a description of the purpose and operation of each program
along with the FORTRAN source listing and flow charts for each program.
The programs are written in FORTRAN IV for the UNIVAC 1108 computer and can
be adapted easily to any computer using FORTRAN IV or FORTRAN V. The use
of the program stored on tape is covered in the Appendix.
The computer program presented here is far superior to other logic de-
sign programs in that the program begins at the most common or usual starting
design point and terminates at the most logical end point, thereby performing
all the required design work. A joint NASA/Sperry Rand research effort de-
termined the need and inherent wide application for such a comprehensive de-
sign program. A survey of other available programs showed that nothing
existed like what was needed. This program was then developed under the
sponsorship of NASA to fulfill this need. The program should find wide use
in all applications where digital logic design is required.
This manual is presented in belief that the quick, simple, and accurate
logic design capability contained herein will be of tremendous value to all





The purpose of the Boolean simplification is to simplify Boolean expres-
sions in the form of sum-of-products to a minimum sum-of-products. A two
step approach is used to accomplish this.
The first step is to obtain the prime implicants of the original
Boolean expression. (When no further reduction in variables of each indi-
vidual term can be accomplished by applying Boolean theorems to the orig-
inal expression, the resulting irreducible terms are called prime impli-
cants). The results of the first step is a sum-of-product expression con-
taining only prime implicants. An iterative method will be used to obtain
this expression.
Since a sum-of-product expression composed of only prime implicants
is "not necessarily a minimum sum-of-products, the second step is to assure
that the final expression is a minimum sum-of-products. A tabular method
will be used to assure the minimum sum-of-products expression.
2.1.2 Iterative Method
The iterative method used in obtaining the prime implicants makes use
of three Boolean theorems:
1. XY + XZ = XY + XZ + YZ
2. Y + Y = Y
3. Y + YZ = Y
X is a single term variable
Y and Z contain one or more variables
The first theorem is applied systematically to all pairs of terms of
the expression to generate all possible included terms (YZ). These new
terms are added to the expression. The second and third theorems make use
of the new terms to eliminate other terms. This process is continued until
no more new terms can be generated by the first theorem, or until the new
terms that are generated are immediately eliminated by the second and
third theorems. After this process has been exhausted, the remaining
terms in the expression are prime iraplicants.
For example, if
f = ABC + ABC + ABC + ABC.
The first theorem is applied to the first and second term which gen-
erates the new term AC. This term is added to the expression, giving
f = ABC + ABC + ABC + ABC + AC.
The third theorem makes use of the new term to eliminate the first
and second terms. The expression is now
f = AC + ABC + ABC.
The first theorem is applied to the first and second term, forming the
new term BC. With this term added, the expression is
f = AC + ABC + ABC + BC.
Applying the third theorem, the second term is eliminated, yielding
f = AC + BC + ABC.
The first theorem is applied to the second and third term, generating
the new term AB. When AB is added and the third theorem applied, the ex-
pression becomes
f = AC + BC + AB.
The remaining terms in the above expression-are prime implicants.
2.1.3 Tabular Method
An expression containing only prime implicants is not necessarily a
minimum sum-of-products. Each individual term cannot be reduced further
since they are prime implicants; however, it may be possible to eliminate
some of the terms completely.
The approach taken is to check each prime implicant individually
to see if it can be eliminated. This is accomplished by first expanding
the prime implicants under consideration into ah expanded sum-of-product,
then checking to see if every term in the expanded sum-of-product is con-
tained in the remaining prime implicants. If every term is contained at
least once, then that prime implicant is eliminated. This process is con-
tinued until all prime implicants have been considered and all unnecessary
terms eliminated, resulting in a minimum sum-of-products.
The following is an example of the tabular method. First, a table
will be constructed with a row at the top showing the expanded sum-of-
products of the prime implicant under consideration. A column in the
table lists the remaining prime implicants. If a term in the expanded sum-
of -products is contained in one of the remaining prime implicants, a check
is inserted in the table. If all terms of the expanded sum-of-product
are accounted for, then that prime implicant is eliminated. A table is
constructed for each prime implicant.
For continuity, the results of the iterative method section will be
used where;
f = AC + BC + AB.




All terms are not includedjtherefore, this term, AC, cannot be eliminated.




All terms are contained? therefore, this term is eliminated, reducing the
expression to
f = AC + AB.
The last term, AB, will be considered.
ABC ABC
AC
None of the terms are contained so this term cannot be eliminated.
All terms have now been considered resulting in the minimum sum-of-
products
f = AC + AB.
2.2 SEQUENTIAL DESIGN
2.2.1 Introduction
The purpose of the sequential design is to develop the logic flip
flop input equations for sequential counters. The design is accomplished
through five steps; (1) word statement, (2) state diagram, (3) truth
table, (4) flip flop inputs, and (5) flip flop input equations.
The first step in the design is to formulate a word statement. The
word statement is a brief statement of the sequential circuit functions.
The complete description of a sequential counter is given by the number of
counts and the state assignments. From the word statement a state 'dia-
gram is developed which shows the transitions from state to state. The .
state diagram has the same number of states as counts given in the word
statement. At this point, the state assignments are made as specified in
the word statement.
The next step in the design is the truth table which provides a means
of bringing the complete design to a' central point. The table is made up
of three sections; present states, next states, and flip flop inputs. The
present states and next states show every state transition, one at a time,
as depicted by the state diagram. The flip flop input section shows the
correct flip flop input to cause the desired state transition from the
present state to the next state. The information to complete the flip
flop input section is obtained from each individual flip flop truth table.
The last step in the design is obtaining the flip flop input equation.
These equations are Boolean expressions and are obtained by associating
the flip flop inputs with the present states in the truth table.
2.2.2 Example
*Word Statement. Design a 4 counter that counts in a binary sequence.
*State Diagram. The first step is to draw a state diagram showing
only the number of states.
c = clock pulse
The next step is to make the state assignments. First, the number of
flip flops must be determined. This is done by the following equation.
2 ^ S N = number of flip flops
S = number of states
From the state diagram, S is equal to four; therefore, the number
flip flops, N, is equal to two. The flip flops will be labeled A and B.
The state diagram is now completed by making the state, assignment in
a binary sequence as specified in the word statement.




*Truth Table. The truth table is constructed with the three sections;
present state, next state, and flip flop inputs..





















The present state and next state columns are filled in with informa-
tion obtained from the state diagram.
*Flip flop inputs. From a J-K flip flop truth table, it can be shown





































- = Don1t Care







































*Flip flop input equations. Each flip flop input equation is made up
of those present states associated with the one's and don't care's
for each respective input.




AB + AB* + AB*
AB + AB* + AB*
AB + AB + AB* + AB*
AB + AB + AB* + AB*
* Don't care term.
The above equations are simplified, thereby completing the sequential
design in the form of flip flop input equations.
2.3 FLIP FLOP CHARACTERISTICS






The characteristics of the flip flops will be given in the form of
an operating characteristic table. From the operating characteristic
table, the actual flip flop input requirements are found for the de-
sired transitions.
The operating characteristics table gives all possible combinations
of inputs into the flip flops and the corresponding transitions. The ex-
pression t will be used to designate time before the clock occurrence,
hence before the transition. The expression t will be used to desig-
nate time after the clock occurrence, hence after the transition.
The input requirements portion will show essentially the same infor-
mation as the operating characteristic table except that the "don1t care"






























From the operating characteristic table, the input requirements for















































R-S flip flop input requirements are:
DELAY FLIP FLOP
OPERATING CHARACTERISTICS TABLE







































































































































































DESIGN BY COMPUTER PROGRAM
3.1 INTRODUCTION
'A computer program was developed to perform all the logic design
required for:
a. Design of digital counters of any desired sequence using the






b. Simplification of Boolean expressions, including true and don't
care terms.
The Boolean simplification capability is internally used in the
counter design mode. For counter design, the computer derives the simpli-
fied Boolean input equations for each flip flop. The input equations can
be obtained in either sum-of-product or product-of-sum form. The input
required to the computer is the type of flip flops and the desired sequence
in decimal numbers. For Boolean simplifications, the logic expression to
be simplified can be entered in either sum-of-product or product-of-sum
form but not a combination of both.
The program is specifically designed for simplified input data and
self-explanatory output data, requiring the user to have only a basic
knowledge of digital design. The program is also instructive, in that it
provides all the main intermediate design steps used in obtaining the flip
flop input equations. These intermediate steps are the same as would be
performed if the counter were designed by hand, and include: the input
sequence logic table, the flip flop transition input requirements, and the
counter truth table. Hence, the program output actually serves as a de-
sign example by itself and is instructive to the designer. An input option
is available to suppress printout of the intermediate steps if desired by
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the user. The program should be useful to both the experienced and in-
experienced digital designer.
The program consists of a main program (DIGITL) and ten subroutine
programs. The FORTRAN source listing and the flow chart of each pro-
gram along with a description of each program are given in Section 5.
3.2 HOW TO USE PROGRAM
The program has two operating modes corresponding to its two func-
tions of:
a. Digital counter design of any specified sequence .
b. Simplification of Boolean functions.
The operating mode is selected by a code letter in column one on the
first data card of each data set. The code letter is "C" for counter de-
sign and "P1 for Boolean function simplification.
3.2.1 Counter Design Input Format
To use the program in the counter design mode the input data cards
are prepared in the following format.
1st Card, Col. 1 - Letter "C"
Col. 2-80 - List of flip flop code letters for each type FF
desired, with commas separating FF codes. Output options 1
and 2 if desired, placed after last FF code letter.
2nd Card, Col. 1-5 - Number of counts in counter sequence in integer
(15) format.
Col. 5-80 - Count sequence in integer (15) format. Use
decimal number representation.
3rd thru Nth Card, Col. 1-80 - Continue count sequence in integer (15)
format until last count is listed.
(N+Dth Card - Repeat format of first N cards for next counter design.
For card #1, the code letters and symbols are as follows:








All Types (except RST) All
Output Option Code Symbol
1. Short Form Output / (Slash Mark)
2. Product-of-Sum Format P
1. Short Form Output - Suppresses printout of the flip
flop transition input requirements, the counter truth
table, and the don't care terms of the flip flop input
equations.
2. Product-of-Sum Format - Flip flop input equations are
given in product-of-sum form instead of sum-of-product
form which is normally used.
The flip flop code letters can be placed in any order anywhere within
columns 2 through 80 of the first data card. Use a comma between each
type flip flop specified. Any spacing can be used except that the code
letters for each flip flop must appear together without any blank spaces
between them. For example, the code letters for the Set-Reset-Trigger must
be written as RST, and not R-S-T or R S T. However, the placing of the
commas and the spacing between flip flop types is arbitrary. If all flip
flop types (except RST) are desired, the code word "All" can be used in
place of listing the code letters for each type flip flop. The code for
RST can be included if desired. The RST flip flop is not included in code
"All" because it is somewhat redundant to the RS and T flip flops. Wien
RST is specified, the computer prints out two sets of flip flop input
equations; one where RST is used as an RS flip flop and another where
RST is used as a T flip flop. When only true terms are considered, the
two sets of input equations for the RST flip flop are identical to those
of the RS and T flip flop respectively.
Either one or both of the output option codes can be added after the
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flip flop code listing. A comma need not be placed after the last flip
flop code or between output option codes; although commas can be used if
desired. For example, acceptable listings using both output options
would be JK, RS, T /P or JK, RS, T, /, P.
The counts are placed on the data card as integer decimal numbers in
15 format. N o t e that each number is allocated five spaces and is right
justified in its allocated columns. Right justified means that the least
significant digit of the number is located in its most right column, for
this case columns 5, 10, 15, 20, 25, etc.
The count sequence can be in any numerical order. The program will
assign don't care conditions to all count numbers not used and will design
a counter that will continuously repeat the specified sequence. To spec-
ify a counter that will stop after the last count is reached, list the
last count of the sequence twice. For example, for the sequence 2y 5, 67,
8, 74, 14, 14, the counter would stop after reaching count 14. If the
last count is not repeated, the counter designed will loop back to the
first count and continue counting.
Placing a slash after the flip flop code letters suppresses printout
of the flip flop transition input requirements, and the counter truth
table, and the don't care terms of the flip flop input equations. This
option permits a quick comparison of the input flip flop equations (true
terms) for the specified flip flops.
3.2.2 Boolean Simplification Input Format
To use the program in the Boolean simplification mode the input data
cards are prepared in the following format.
1st Card, Col. 1 - Letter "F"
Col. 2-80 - Boolean expression in either sum-of-product
or product-of-sum form, but not a mixture of both. Use any
desired letters A-Z. Follow letter with an apostrophe (')
to signify a false or not condition.
2nd thru Nth Card, Col 1-80 - Continue Boolean expression as on 1st
card. Use as many cards as necessary to complete expres-
sion. Place an asterisk (*) after the last term to terminate
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expression.
(N+l)th Card - Repeat format of first N cards for next Boolean
expression.
The Boolean expressions can be placed anywhere in the allocated
columns with blank spaces used wherever desired with the exception that
an apostrophe must immediately follow a letter. For expressions in sum-
of-product form, a plus (+) sign must be placed between products. Paren-
theses cannot be used for grouping because parentheses are used to signify
the product-of-sum form. Don't care terms may be included separately when
the sura-of-product form is used. To include don't care terms, place a
slash (/) after the last true term and follow with the don't care terms.
The program will simplify the don't care terms along with the complete
expression.
When using the product-of-sum form, use plus signs between single
letters and use parentheses around sums of letters to signify multipli-
cation. For example, (A + B" + C) (A + B) (A1 + B + C' ).. Don't care
terms cannot be included separately.
For both input forms, an asterisk (*) must be placed after the last
Boolean term (sum or product) to terminate the expression. Another Boo-
lean function can be entered on the next data card beginning with a "F1
in column one and followed by the Boolean expression as before.
Each Boolean expression must be in either sum-of-product form or
product-of-sum form but not a mixture of both. Each product or sum need
not contain all the letters (variables) used in the complete expression.
However, each letter may only appear once in each product or sura term.
Also, the letters used need not be in alphabetical order or used in the
same order in each product or sum term. Examples of correct and incorrect
Boolean expressions of both forms for input to the program are given below.
Correct expressions:
ABC' + BAG + C'B1 *
(A + B' + C) (C' + B1) (C + A' + B) *
Incorrect expressions:
ABB'C + AC1 + BC *
AB + (A 'B + OAC + BC *
(A + B1 + C) ( A' + BC) (A + C') *
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3.3 OUTPUT FORMAT
To aid in describing the input and output format, two sample design
cases are illustrated showing the input data format and the output com-
puter printout. Sample design 1 is for a 14 count counter using JK flip
flops and sample design 2 is for simplification of a Boolean expression
including don"t care terms.
3.3.1 Counter Design Printout
The input data cards for a random 14 state counter using JK flip
flops are shown in Figure 3.10 The computer printout for this input data
is shown in Figure 3.2. The printout first gives the input data exactly
as it appear on the data cards. The flip flop and code option designations
in columns 2-80 of the first data card are printed out on the second line
following the heading "flip flops". The input count sequence data on the
following data cards appears after the heading "input count data"..
Next is the computer calculated output data. The input count sequence
gives the binary representation for each decimal count with letter "A" as
the most significant binary bit. All count states not used in the count
sequence are listed below the input sequence as don't care terms.
The flip flop transition input requirements appear next. The designa-
tion 0 * 1 means that the Q output of the flip flop goes from state
"0" to state "1". For the JK flip flop to go from state "0" to "1", the
input required is a true or "1" on the J input and a don't care on the K
input meaning either a "1" or "0" can be used for the K input.
Listed next; is the counter truth table showing the input conditions of
each flip flop for each binary count. For this counter, four flip flops
designated by letters A, B, C, D are required. For the counter to ad-
vance from count 14 to count 11, flip flop B must change from state "1" to
"O11. Hence, the input for flip flop B during count 14 is a don't care on
the J input and a "1" on the K input as shown in the truth table.
Finally, the flip flop input equations are given for each flip flop
of the counter. The input equations are those Boolean functions that when
applied to the flip flop causes the flip flop to be in its required binary
state during each count of the specified count sequence. A block diagram
18
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9 SS 9 99 9 S 9 S 92 93 39 9 9 S 9 9 8 9 9S 9 39 9 9 9 9 S 9 9 S 3 9 9 9 9 9 9 9 9 9 9 S 9 9 9 0 9 9 9 S 3 3 9 S 9 9 ! 9 9
i! :; 11 it t! ;i 11 i: i; 11 ;t it r ;i it :i ;i i? i; n ;> :; :: it is ') <i >: •: <i o il <' «t it ii )i u £1 jt ii it :i u i) u 11 •) tl u K u t) (i u r: ;i i; 11 u ii .': u n n n
Figure 3.1. Data Cards For Sample Counter Design
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FLlPwFCOP TYPES. SPEC IFlEO-FOR.COUNTER-
FCIP-FUOPS J JK
INPUT COUNT DATA. FIRST-NO. is NUMBER OF COUNTS--- :
1H - 1H 11 8 S 2 ..---3 —-'-•-- * - 9 12 13 10 7 - -T 1
INPUT COUNT SEQUENCE LOGIC
1 - NOU) A B CO
j 1«» i_ l .j 0
2 I I 1 0 I I
3 -..-•- a . . - - 1 0 0 0 -
4 S 0 I 0 1
& -.. 2 0 0 J 0
•• * - - - 3 - 0 0 - 1 - 1
A n l i D" ~ " *• -- — I-..-™—.—y -- ^ ^ -. V- —»-.-——.———
8 V - - 1 0 0 1
9 U - . i l - Q O — - -
i f\ i \ i I n II U •"*• '4 ' • " W" * '
II 10 I 0 1 0
12 7 0 1 1 1
13 H
 :0- I 00
IH - - I — . . 0 0 0 1 -
- »6 I1* 1 II 0
«.....<.»w.»n. OON*T CARE TERMS
14 -.-.- 0-..-'.-...-.0- 0 00
17 - 15 -I I i i
Figure 3.2. Printout of Program DIGITL for Sample Counter Design (Sheet
1 of 3)
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FLIP-FLOP TRANSIT-ION INPUT REQUIREMENTS
0 ,.«-••> 0 0 -•«> ) 1 «.»•»> 0 I -»»-> t
—j K j K -- j K : j K -'-
0 • • I •• -1 -0
M» -• TRUE, »0» « FAUSE, ••! • OON'T CARE
-TRUTH TABLE -FOR-COUNTER USING-j -K— rujp«puops-
NO A a C D JA KA JB KB JC KC JO KO
»H » » 1 0 « 0 . J w 0 1 -
» i. . I 0 I7 J - 0 0 • • » - »
8 I 0 U 0 « I I » 0. • I' .«•
B 0 1 0 1 0 - - 1 1 - - J
2 0 0 1 0 0 - 0 - •• 0 I »
3 0 0 1 1 0 - 1 « » 0 * 1
t 0 1 1 0 I - - 1 - 1 1 -
9 » 0 0 l • 0 J • 0 -. • J
12 1 1 0 0 - 0 - 0 0 " 1 -
U 1 I 0 1 - 0 - I 1 •. - J
10 1 0 1 0 - I 1 - » 0 I •
7 0 1 1 1 0 * > » 0 » 1 » 1
H 0 I 0 0 0 »• • I 0 «• 1 -
1 O O O l I •» I •• 1 •• *• I
1 H 1 1 1 0 O O O Q O O O O
0 0 0 0 0 . • • « » » • «
1 6 1 1 1 1 . • . . . . . . »
Figure 3.2. Printout of Program DIGITL for Sample Counter Design (Sheet
2 of 3)
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...J.-K FLlP'FUOP INPUT EQUATIONS
(F » TRUE TERMS / DON'T CARE TERMS)
CLOCK ---t
> t j Q ':
• •
• t




JA • BCOI * B » C » / A
KA • B'0» / At -f BCD
FLIP-FLOP B
JB • A0» + A»0 * C• / 8
KB • CO* + C'D * A*D' / B« •»• AO
FLIP-FLOP C
JC • BO * A»D / C * A » B »
KC • AO * A»B / C»
FLIP-FLOP 0
JO • 1-
KO » 1 —
Figure 3.2. Printout of Program DIGITL for Sample Counter Design
(Sheet 3 of 3)
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of the flip flop showing its input and output terminals is included in
the printout. The input equations list the simplified true terms followed
by the simplified don't care terms. The true and don't care terms are
separated by a slash mark. Only the true terms are required for the
counter design. One or more of the don't care terms are sometimes used
either to prevent the counter from hanging up in an unused count state on
initial turn-on or because the don't care term is included in an available
expression already generated.
The counter design is for a synchronous counter with a common clock,
meaning that all flip flops are clocked to change states at the same time.
The input equations are derived directly from the counter truth table.
The input equation for the J input of flip flop A (JA) is obtained from
the true and don't care terms listed under column JA. For this example,
there are two true terms for JA which are binary count 6 (A'BGD1), and count
l(A'B'C'D). There are 9 don't care terms which are binary counts 14, 11,
8, 9, 12, 13, 10, 0, and 15. The complete expression for JA when simpli-
fied is JA = BCD' + B'C1 / A as shown in the printout.
If only the true terms of the input equations are desired, printout
of the don't care terms along with printout of the flip flop transition in-
put requirements and the counter truth table can be suppressed by use of
the short form option.
3.3.2 Boolean Simplification Printout
The input data cards and the computer printout for simplification of
a Boolean expression including both true and don't care terms are shown in
Figure 3.3. Under the heading "input function", the Boolean expression is
printed out exactly as it appears on the data cards. Each line of the
printout is the data on one card. The first computer calculated output is
an alphabetical list of all,, letters used in the Boolean expression. Next
is the simplified Boolean expression. The simplified expression is in the
form of true terms followed by don't care terms (if any).with a slash mark
separating the true and don't care terms. The letters of each product
term are listed in alphabetical order regardless of.whether or not the in-
put product terms are in alphabetical order.
23
A'BD'H + HBDA- + B'DA- + AB'DH x A'B'D- + LH'AB- + HD'BA *
CARD #1
B O O 0 0 0 0 0 0 0 0 0 0 0 0 B O I 0 0 0 0 0 0 0 0 0 0 H O D 0 0 0 0 O i l 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
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3 3 3 133 3 3 3 33 33 3 33 33 333 33 3 J3 3 3 3 3 J33 3 33 33 3 3 3 3 3 3 3!3 313 33 3 33 3 3J3 3 3 33 3 33 3 3 3 313 3 3 3 3 33 33
44444 4 4 4 4 4 4 4 4 4444 4 44444 4 4 4 4 4 4 44f 4 44 4444 4 4 < 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4
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ECC sou
A. Data Card
INPUT FUNCTION (F * TRUE TERMS / OON»T CARE TERMS) -
» TERMINATES BOOLEAN EXPRESSION
F m . .. A * B D « H * HBOA» * B t O A « •* A B » O H / A » B » 0 « * DMAS' * H D « 8 A . - - • -
LETTERS USED " ABOH
SIMPLIFIED FUNCTION (F-« TRUE-TERMS /-PON!T CARE' TERMS)
F • A«H + A»8» * B«0 / BO*H
B. Computer Printout
Figure 3.3. Data Card and Printout of Program DIGITL for Simplification




Numerous design examples are presented to demonstrate the various
uses and capabilities of program DIGITL. The examples were selected
so as to illustrate all the operating modes and output options of the
program. Each example includes a reduced replica of both the actual
data cards used and the resulting computer printout for these data cards.
This makes the examples as self explanatory as possible. Counter de-
sign examples are given first followed by Boolean Simplification examples.
All counter designs are for synchronous binary type counters.
The counter design examples given in Section 4.1 and 4.4 include logic
schematics that illustrate how to realize the flip flop input equations
with various types of digital gates. Section 4.4 demonstrates how input
equations in sum-of-product form can be directly implemented with NAND
gates and equations in product-of-sum form with NOR gates.
The program uses the RST flip flop in two modes, as an RS flip flop
and a T (trigger) flip flop. When the RST flip flop is specified, the
program prints out a separate set of data for the RST used first as an
RS flip flop and second as a T flip flop.
A flip flop equation printout of 0/1 is possible and means that
either a logic "0" or logic "1" voltage level can be used for the flip
flop input.
4.1 COUNTER, 12 COUNT 4 STAGE
This design is for a repetitive counter having a 12 count sequence
of 3, 2, 6, 7, 5, 4, 12, 13, 15, 14, 10, 11. This particular sequence is
a cyclic code sequence, meaning that the binary representation of each
successive decimal number differs by only one binary digit. Cycle codes
are sometimes used to eliminate flip flop cross-over spikes when decod-
ing counts. Since each binary digit or bit is represented by a flip
flop, only one flip flop changes states between successive counts. Re-
petitive means that the counter continually repeats the count sequence.
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The counter design mode is specified by entering letter C in column one
of the first data card.
4.1.1 JK, RS. D, T. RST
Here the input flip flop equations for the 12 count 4 stage counter
are to be calculated for the JK, RS, D, T, and RST flip flops. This
data might be desired by a user who wants to compare the input equations
of the different type flip flops for simplicity or some other character-
istic. These five flip flop types could also be designated by the flip
flop code letters: ALL, RST.
The input data cards for this example are shown in Figure 4.1. The
computer printout of program DIGITL for these data cards is given in
Figure 4.2. The normal (long form) output option is used which gives
the flip flop transition input requirements, the counter truth table,
and the true and don't care terms of the flip flop input equations. Only
the true terms are necessary to implement the counter.
The program performs the counter logic design but does not specify
how the input logic equations are to be implemented. This is left to
the discretion of the designer. Several types of logic gates connected
in any one of various configurations can be used. The commonly used
gates are the NAND, NOR, AND, and OR gates. To~ illustrate how these
gates can be used, the input equations for the JK flip flop have been
realized for each type gate. The logic schematics of the counter imple-
mented with NAND, NOR, and AND/OR gates are shown in Figures 4.3 through
4.5 respectively. These configurations are only one of many solutions
that could have been used. Note that the true term equations for JD
and KD are complements of each other, meaning JD = KD1. Hence, the
configurations could be simplified for JK flip flops having inverting
inputs (as many do) along with non-inverting inputs.
Notice that the NAND gate inputs in Figure 4.3 and the AND gate in-
puts in Figure 4.5 are obtained directly from the sum-of-product input
equations for the JK flip flop. The NOR gate inputs are not so easily
obtained from the sum-of-product form but can be obtained directly from
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Figure 4.1. Data Cards for 12 Count 4 Stage Counter for Example 4.1.1
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FLIP-FLOP TYPES SPECIFIED FOR COUNTER
FLIP-FLOPS |-v JK,RS,D.TiRST
-INPUT- COUNT DATA ,-- FIRST-NO.- IS- NUMBER OF COUNTS
12 3 2 6 7-6 •-'• 12 13 JS •- HJO II
INPUT COUNT SEQUENCE LOGIC
-— I -NO (•( ) ABC D
__ , 3 o - 0 - l 1
-- 2 2 00 l 0
3 6 0 I 1 D;
i) 7 01 .j i
- S •— 5 - 0 1 Q 1
6 1.. ._..«•..: o l oo
._ 7— l 2 1 -1 -0 0
8 13 I I 01 -
_:. 9 is _ i i i » .._
10- IH.- _l I l 0
- 11 ...._. 10 I 0 1 0 .....
12 11 1 0 l 1
— 13...- — ..-3 - . . . . 0 0 J . ' . l . . .
,._..._.,..*.. DON'T C A R E TERMS BELOW
! .. - . IH 0 — 0 0 o 0 -
1 & 1 0 0 - 0 1 .
16 8 I 0 00
- 17 9 _ I 0 0 1
Figure 4.2. Printout for Counter Design Example 4.1.1 (Sheet 1 of 13)
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-J K FLIP-FLOP TRANSITION INPUT REQUIREMENTS
0 *---> 0 0 --«•«•> t I "«-•> 0 I -•»-»> I
J K J K J K J K
0 * 1 •». • 1 -0
• TRUE, »0» • FALSE, '»» "DON'T CARE
TRUTH TABLE FOR COUNTER USING J K - FLIP-FLOPS
NO A 8 C 0 JA KA JB Ka JC KC JO KO
3 0 0 1 1 0 - 0 " " 0 -. 1
2 0 0 1 0 0 *. 1 • - ' 0 0 »
4 0 t 1 0 0 •» •» 0 - 0 I «
7 0 1 1 1 0 » » 0 " l » 0
5 O l O t 0 » • 0 0 » • I
H 0 1 0 0 I " . 0 0 - 0 "
12 1 1 0 0 - 0 - 0 0 f 1 -
13 l i O t » 0 - 0 1 - . 0
1 6 1 1 t 1 - 0 - 0 - 0 - 1
1H 1 1 1 0 - 0 - I - 0 0 -
10 I 0 1 0 - 0 0 . - 0 1 »
11 I 0 1 1
 w 1 0 - - 0 - 0
3 O O l t 0 0 0 0 0 0 0 0
0 . . 0 0 0 0 . „ • „ » • . » » .
I 0 0 0 1 » » . . . » , •
8 1 0 0 0 • • • • • * • •
9 1 0 0 1 » • » . « • « .
Figure 4.20 Printout for Counter Design Example 4.1.1 (Sheet 2 of 13)
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FUP»FLOP INPUT E Q U A T I O N S
IF « TRUE TERMS / OON«T CARE TERMS)
CUOCK •--
Q „„•«>••
' t • •»»»•«•»• t »
FLIP-FLOP A
JA • C«0» /A * B» C »
KA • 8«0 / A» * B»C«
JH • A'Ot / 8 * C«
KB • ACO» -7- 8» •- —
FLOP C
JC « AD / C * B»
KC • A»BO / C»
FLOP 0
JO « A«BC * AC» * AB« / 0 * B«C« " -
KO • A'B«- * A « C » - * ABC -•/- 0»:-• B » C «
Pugure 4.2. Printout for Counter Design Example 4.1.1 (Sheet 3 of 13)
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R S -FUP'FCOP TRANSITION INPUT REQUIREMENTS.....
0 .---> o 0 ---•••> I 1 »-••> 0 ) »..-•>'• I
SR S R S R • SR
0 - 10 01 - 0
»l» • TRUE, »Q» • FALSE, «•» m DON'T CARE
—-TRUTH TABLE FOR COUNTER USING R-s FUJP.FI.OPS.
NO A fl C 0 SA RA SB RB SC RC SO RO
3 0 0 1 1 0 - 0 " «• 0 0 I
2 0 0 1 0 0 - 1 0 - 0 0 «
6 0 1 1 0 0 * * 0 * 0 1 0
7 O l i l 0 < * * 0 0 1 * 0
B 0 1 0 1 0 - - 0 0 - 0 I
H 0 1 0 0 1 0 * 0 0 " 0 "
1 2 1 1 0 0 - 0 - 0 0 - 1 0
1 3 1 1 0 1 - 0 - 0 1 0 * 0
IS 1 1 1 1 • 0 •• 0 - 0 0 »
1 < 4 I 1 1 0 - 0 0 1 - 0 0 *
10 1 0 1 0 - 0 0 - - 0 I 0
1 1 1 0 1 1 0 1 0 » » 0 i » 0
3 O O l i 0 0 0 . 0 0 0 0 0
0 o o o o . . . « , » » . . -
1 0 0 0 1 . . . « . « . , .
8 1 0 0 0 * • » » • • • •
- - - V.. .
9 1 0 0 1 «
Figure 4.2. Printout for Counter Design Example 4.1.1 (Sheet 4 of 13)
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FCIP^FLOP INPUT EQUATIONS




"" " " • •'»•« t t»t •»• t S
FL1P*FCOP A
SA • t'D« / AB * AD« » B» C »
RA • 8«0 / A'C * A»0 * 8»C*
SB • A'OIV BO * C1 : -
R 8 • A C 0 » / B • 0 * 8 » C »
[PwFLOP C
SC • AO / B' * CD*
RC " A*BO / C»0« * B'C'
IP^FLOP 0 --- - - - - - - - --
SO « A'BC * AC' * A8» / B»C'
RO » A'Bt-* AiCJ-*-ABC /-B?C| _ -
Figure 4.2. Printout for Counter Design Example 4.1.1 (Sheet 5 of 13)
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0 — FUJP-FUOP TRANSITION INPUT REQUIREMENTS
0 ^-«»> 0 0 -•»"> I 1 <•-*•> 0 I »
0 D D 0
0 1 0 - J
t»» • TRUE, »o' • FAL.SE, • «•» • OON»T CARE
-TRUTH TABLE FOR -COUNTER-USING o
NO A B C 0 DA OB DC DO
3 0 0 I t 0 0 ) 0
2 0 0 I 0 0 1 1 0
t > 0 1 1 0 0 1 1 1
7 0 1 1 1 0 1 0 1
& 0 1 0 1 0 1 0 0
H 0 1 0 0 1 1 0 0
1 2 1 1 0 0 1 1 0 1
1 3 1 1 0 1 t i l l
1 6 1 1 1 1 1 1 1 0
1H 1 1 1 0 1 0 1 0
1 0 1 0 1 0 1 0 1 1
1 1 1 0 I 1 0 0 1 1
3 0 0 I 1 0 0 0 0
0 0 0 0 0 - » „ •
1 0 0 0 1 . . . »
8 1 0 0 0 ,. • » „
9 1 0 0 I » • • •'
Figure 4.2. Printout for Counter Design Example 4.1.1 (Sheet 6 of 13)
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0_ FLIP-FLOP INPUT EQUATIONS —








OA » C»0t * AB * AD' / B«C*
FLl P-FLOP B - -
OB » A«0»-* BO-* C»-
FLIP-FLOP C
OC • BI * CO* * AD
FLIP-FLOP 0
ou » A»BC *-Ac'-*-Aa»—/-a«c« —-^ —




















































































































































































rLIP*rLOP TRANSITION INPUT REQUIREMENTS
1 •«»«•> 0 1 -
T T
I 0
Figure 4.2. Printout for Counter Design Example 4.1.1 (Sheet 8 of 13)
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_T -FLIP-FLOP INPUT EQUATIONS
(F » TRUE TERMS / PON»T CARE TERMS)
CLOCK -«-.
I
~~ • •"•"•'•'"•"»"•"•""• I • • I
> 1 T "T ........... )
<s» -;»*•»»> ---------------
i ' ..»
! • • • • • • • • • • « • !
FLIP-FLOP A
TA • A'CiO' * AB'D / B'C»
FLIP-FLOP B
TB • A«B»Ot^-* ABCO» / B » C »
FLIP-FLOP C
TC • A«BCO * AC'D / B»C«
FLIP-FLOP 0
._— TO » A'BiO-* -A'BCD' .-.*.. A»CiD- .*..'AC»-0-'.-*.-ABCD-+..AB'O.t / 8»C«
Figure 4.2. Printout for Counter Design Example 4.1.1 (Sheet 9 of 13)
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0 --•-> Q Q --*(•> ) | -«•.«> 0 ) -•»«•-> t
- S R T S K T S R T S R T
0 - 0 1 0 - 0 1 - - 0 0
f
 1 * • I It u L t *Uf * " A L a & i » » f * D O N ' T W A K E
TRUTM T A A I r cOW rOUWTElR uSlKic ft S T PLlPvPLOPS
0 SA RA TA SB R8 TB SC RC 1C SO RO To
J 0 - 0 0 * 0 - 0 0 0 I "
Q 0 - 0 1 0 - - 0 0 0 " 0
0 O - O - ' O O - O O l O "
J 0 - 0 " O O O J - - 0 0
i 0 « 0 » 0 0 0 « 0 0 ) »
0 1 0 - » 0 0 0 " 0 0 - 0
0 - 0 0 - 0 0 0 - 0 1 0 -
1 - 0 0 - 0 0 1 0 - - 0 0
1 - 0 0 * 0 0 ^ 0 0 0 1 -
0 - 0 0 0 1 - - 0 0 0 - 0
0 - 0 0 0 « 0 - 0 0 1 0 «
1 O J - 0 - 0 - 0 0 - 0 0
1 0 0 0 0 0 0 0 0 0 0 0 0
Figure 4.2. Printout for Counter Design Example 4.1.1 (Sheet 10 of 13)
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_R_S—T-FLlP^FLOP INPUT EQUATIONS -








*>•*•*>•; R Q t-
FLIP-FLOP A
SA " C'D' / AB * AO* * B'C»
RA • B'O / A'C * A»0 4 B'C'
TA • 0 / A'C'D' * AB'O * B'C»
FLIP-FLOP 6
SB « A « 0 « / 80 * C»
— RB • ACO« / B«0. * B» C »
78 • 0 / A*B*0* * ABCD« * BtC «
C •
SC • AO / B» * CO*
RC • A » B O / C»0» * B'Ct
TC • 0 / A'BCO * AC'D » B » C »
FLIP-FLOP 0
SO « A'BC * AC' * A8» / B'C' .. . . . . . . . .
RO « A'B' * A'C' .* ABC -/B'C*
TO • 0 / A'B'O * A'BCD' * A'C'D * AC'D' * ABCD + A8»D».* B'C'
Figure 4.2. Printout for Counter Design Example 4.1.1 (Sheet 11 of 13)
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R S T FLIP-FLOP TRANSITION INPUT REQUIREMENTS
0 ----> 0 0 --•-> 1 1 "••*> 0 t --••-> I
S R T S R T S R T S R T
0 - 0 - 0 1 0 * 1 - 0 0
MI * TRUE, »o« « F A L S E , • -• » OON»T CARE
-TRUTH TABLE FOR COUNTER USING K S T FLJPi
NO A B C 0 SA RA TA SB RB TB SC RC TC SO RD TO
3 0 0 1 I 0 " 0 0 - 0 - 0 0 0 - J
2 0 0 1 0 0 - 0 - 0 1 - 0 0 0 - 0
« 0 1 1 0 0 - 0 - 0 0 - 0 0 - 0 1
7 0 1 1 1 0 - 0 - 0 0 0 - 1 - 0 0
6 0 1 0 1 0 - 0 - 0 0 0 - 0 0 - J
< « 0 1 0 0 - 0 I - 0 0 0 - 0 0 - 0
1 2 I 1 0 0 - 0 0 - 0 0 0 - 0 - 0 1
1 3 1 I 0 1 - 0 0 - 0 0 - 0 1 - 0 0
I S t i l l - 0 0 * 0 0 - 0 0 0 * 1
1 H t l l O - 0 0 0 - 1 - 0 0 0 - 0
1 0 1 0 1 0 - 0 0 0 - 0 - 0 0 - 0 1
1 1 I 0 I 1 0 - J 0 - 0 - 0 0 - 0 0
3 O O l l O O O O U O O O O O O O
0 0 0 0 0 . . . . . . . . - - . - .
1 O O O l - * » « - - - - « - • *
8 1 0 0 0 • • » » • » • • • • • « « •
9 1 0 0 1 * . • • , » » • • • • - • • •
Figure 4.2. Printout for Counter Design Example 4.1.1 (Sheet 12 of 13)
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.S-T-FLIP-FLOP INPUT EOUATIONS — - —
(F » TRUE TERMS / OON»T CARE TERMS)
CLOCK "-.
f






•• R " — Q »" { «••»••>
FLIP-FLOP A
SA • 0 / C ' D ' * AB * AD* * B 'C '
RA » 0 / 8*0 * A'C * A*D * B 'C '
TA « A ' C ' O ' * A B ' D / B » C »
FLIP-FLOP B
Sb « 0 / A « 0 » • • • * • BO * C» ... . . . .
— SB •-0 -/ B'O * A C O » .-* ..... B » C »
TB » A » B * 0 « •* A B C O ' / B » C » •
FLIP-FLOP C
SC " 0 / B« * CD' * AO
RC - 0 / A » B O * C » D » * B i C »
TC " A ' B C O * A C ' D / B ' C '
FLIP-FLOP o
SO • 0 / A » B C * AC' * AB' * B ' C *
..... RO « 0 / A » B I * A » C » * ABC * - 6 » C »
TO • A ' g ' O * A ' B C O ' *. A ' C ' O .* A C ' O 1 * ABCO t A B ' O * / B f C «




































































































the product-of-sum form. This is demonstrated in Section 4.4 which
shows how sum-of-product and product-of-sum equations directly provide
the inputs to NAND and NOR gates respectively.
4.2 COUNTER, 40 COUNT 6 STAGE
This example is for a 40 state 6 bit counter meaning a 6 flip flop
counter having 40 repetitive count states. The sequence used is a cyclic
code meaning the binary representation of each successive decimal number
differs by only one binary digit.
The program for the count sequence is run for the following two
cases given in Sections 4.2.1 and 4.2.2.
(1) JK, RS, D, T, RST flip flops
Sum-of-product input equations
Short form output
(2) JK, RS, D, T flip flops
Product-of-sum input equations
Short form output
The input data cards for these two cases are given in Figure 4.6.
The input equations obtained in sum-of-product form and product-of-
sum form are not always equal to each other. This is because there may
be more than one correct solution.
4.2.1 ALL, RST /
The flip flop code letters ALL, RST specify the JK, RS, D, T, and
RST flip flops, and the output option / (slash mark) specifies the short
form output option. The counter logic equations are calculated for each
type flip flop specified. The short form output option provides print-
out of only the input data and input count sequence logic, and the
input equations (true terms only) for each flip flop type specified. The
short form option suppresses printout of the flip flop transition input
requirements, the counter truth table, and the don't care terms of the
flip flop input equations.
The computer printout for this case (data cards of Figure-4.6A) is
shown in Figure 4.7.
4.2.2 ALL, P /
The flip flop code letters ALL specify the JK, RS, D, and T flip
flops. Output option P specifies that the flip flop input equations are
to be printed out in product-of-sum form and option / specifies the short
form output as in Section 4.2.1. The data cards for this case are shown in
Figure 4.6B. The computer printout for these data cards is given in Figure
4.8.
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S C ALL. RST "/
'. 40 " 24 "25 "27 26 30 31 29" 28 20 21" 23 22 18"" 19
16 48 49 51 50 54 55 53 52 "60 ""61 " ""63" 62 """58" 59 5'





o o c o s c a o o
t i r i i i i t i ii it ti n ti tt it ti u
1 1 1 1 1 I t I 1 I I 1 1 1 111
2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
3 3 3 3 3 3 1 3 3 3 3 3 3 3 3 3 3 3
4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4
5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5
6666 6 6 6 6 6 6 6 6 6 6 5 6 6
7 1 1 1 1 7 7 7 7 7 7 7 7 7 7 ) 1 7
1 8 8 8 8 8 0 8 8 6 3 6 8 8 8 8 8 8
9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9
* t l 4 i i i i i :i nil ii ii 11 <i u u
ECC soai
ODD 0 C 0 0 0 0 0 6 0 3 0 0 0 3 0 0 0 0 0 0 5 0 0 0 0 C 0 01 0 0 0 0 0 0 0 3 0 0 6 3 0 0 0 0 0 0 0 0 0
i 11 ii 11 n iin ti ii ;i ;i it n ;i n n n it n » ?i « H n 4j n n u 41 n » >.g ii si t: :i 11» 11 :i n E; it t: ti -A & it t' u u fi i:'« u 14 n it i; it it n
I I I I I I I I I I I I I I I 1 1 1 I 1 1 I I I 1 1 I I 1 I 11 I I I 1 1 1 1 I I 1 I 1 I I 1 I I ! 1 I I 1 I 1 I I 1
2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
3 3 3 3 3 33 3 3 33 3 3 3 3 3 33 3 33 3 3 3 3 313 3 3 3 3 3 3 33 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 33 3 3 3 3
~ 4 4 4 4 ~ 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 < 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4
5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 3 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5
36 E EE 6 66 E! E E E 6E6 E66 EE C 6 6 E E SE 6E 6 6 56 E 6 6 6 66 5 6 C 6 E S S i C 66 E 6 6 66 B B B £ 5 E
1 1 7 1 7 1 1 7 1 7 1 1 1 1 1 1 1 I 1 1 7 7 7 I 1 7 7 1 7 7 I 1 1 7 7 1 I 1 ) 7 7 1 1 1 1 1 1 1 7 7 1 1 7 1 1 I 1 1 7 7 1 1
8 6 8 8 8 6 8 8 8 8 8 i 8 8 B 8 8 8 8 8 8 8 8 8 i 8 " 6 8 t 8 8 8 8 8 8 S 8 8 8 8 B 8 C 8 8 8 8 8 8 t 8 8 6 8 8 8 8 8 8 8 8
9 9 9 9 9 3 9 ! S 9 9 9 9 9 9 99 9 9 9 9 9 9 ! 9 9 9 9 9 9 9 9 9 9 9 9 9 9 5 9 3 9 9 9 3 il 9 3 9 9 9 9 9 9 9 9 ! 9 9 9 3
il it it n.'] ii 11 it it 11 it !i ii ;: -i !i :i it r 11 ;i u u u u u it :t u n n it 11 si 11 u '.i i; ii ;i ii M n it 11 u ii« n *i u :t it i: n ;i ;•> i; :i u n 11





0 0 0 0 0 0
1 1 1 1 i t
1 1 1 1 1 1




0 0 0 ' 0 00 0 0 0
11 1 It 11 11 11 II It Ii1 1 u 1 1 1 r i




060 00 0 DO 0 0000 ' 0
u ii n n ii n 11 iui n 11 n n u 111 1 1 n i H 1 1 1 r 1 1
2 2 2 22 2 2 2 " 2 2 2 2 2 2
3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 ' 3 3 3 3 3 3 3 3 3 3 3
4 4 4 4 4 4
5 5 5 5 5
6 6 6 6 6
7 7 7 7 7 7
8 8 8 8 8 8
9 3 3 9 9 9
1 I 1 4 1 1
4 4 ' 44 4 4 ' 4 4
5 5 5 5 5 5 5 5 5 5
E 6 6 E 6 6 6 6 E E
4 4 " 4 4 4 4 " 4 4 4 4 4 4 4
5 5 5 5 5 5 5 5 5 5 5 5 5 5 5
E 66 S E 5 66 6 E 5 B E SB
7 7 7 7 1 1 1 1 1 1 1 7 1 1 1 1 7 1 1 1 1 1 ! 1 1
8 6 8 8 8 8 8 6 8 6
9 9 9 5 9 9 3 9 9 3







000 0 0 0 D 00 00 030 00
11 1 14 11 Ii 11 11 11 41 II 4! 4] 41 41 4! II
1 t" " 1 1 1 1 1 1 1 1 1 1 1 1
2 2 2 2 2 2 2 2 2 2
3 3 3 3 3 3 3 3 3 3
4 4 4 4 4 4 4 4 4 4
5 5 5 5 5 5 5 5 5 5
B 66 6E 6 6 EE 6
1 1 1 1 1 ) 1 7 7 7
8 8 8 8 8 6 8 8 8 8 8 6 8 8 6 6 8 8 3 8 8 6 3 8 8
9 99 9 3 9 993 5 9 9 9599 99 9 9 9 i 9 9



















0 0 0 0 0 0
ii ii 1} ii ii ii
1 1 1 1 1 1
2 2 2 2 2 2
3 3 3 3 3 3
4 4 4 4 4 4
5 5 5 5 5 5
E E 6 EE E
1 1 7 7 7 1
8 8 8 88 S
3 9 9 9 9 1 9 9 9
•i 4i II II II 11 il M i]
21
61
23 "" 22" 18
63 62 58
0 0 0 9 0 0 0 0 0 0 0 0 0 0 0 0
>4 tj 'A 11 ii it U II 11 tl ,'! ti il II U tl








2 2 2 2 2 2 2 2 2 2 2 2 2
3 3 3 3 3 3 3 3 3 3 3 3 3
4 4 4 4 4 4 4 4 4 4 4 4 4
5 5 5 5 5 5 5 5 5 5 5 5 5
E E 6 6 E 6 E S S 6 6 E E
1 1 7 7 7 7 1 1 1 7 7 7 1
8 8 8 8 8 8 8 8 8 8 8 6 8
9 3 9 9 9 9 S 9 9 3 9 9 9 9 9 9









GO 0 0 00 0 00
ii u ;; )i ii 11 it ii 11
1 1 1 1 1 1 1 1 1






3 3 3 3 3
4 4 4 4 4
5 5 5 5 5
2 2 2 2
3 3 3 3
4 4 4 4
5 5 5 5
£ E 66 68 6 6E
1 1 1 7 7
6 8 8 8 8 3 8
39
;t n
9 9 3 3 9
il n it n n
1 7 7 7
8 8 8 8
3 9 3 9
;| ii ii u
CARD #1
CARD #3
X X CARD #4
B. Data Cards for Example 4.2.2
Figure 4.6. Data Cards for 40 Count 6 Stage Counter for Example 4.2.1 and
Example 4.2.2
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FLIP-FLOP TYPES SPECIFIED FOR-COUNTER
rtlP-rLOPS | •- --ALUr-RST--/-
INPUT-COUNT DATAt - FIRST NO, 1$ NUHBER OF COUNTS - —
— HO —21 25 27 2* 30 31 29 38 - 20 —21 2 3 2 2 - 18 \9 17-
|4—-«»fl i)9 5| &o -5<t 55—53- 52 — 40-*J *3 62 S8 5* 57-
ft* HO Hi H3 H2 10 - 11 9 8 :
INPUT COUNT SEQUENCE LOGIC
- I ~ N O < J I A B C 0 E F •
— I 21 Q 11 0 0 0
— 2 2S 0 I I 00 I
. 3 -27 0 1 1 - 0 1 1
— H 26 0 I 1-..0-1 0-
-6 30 0 I 1-1.1 0
4 31 0 1 111 I
7 - 2 9 - 0 I I I 0 I
-•-• 2B o I I 1 0 0-
9 -.-. 20 0 I 0 I 0 0
10 - 21 0 1 0 1 0 I
I I— - . . 23 - 0 10 11 1
12 22 . o 1 Q 1 1 0
13 IB 0 1 0 0 1 0
\>t 1 9 - _ o 1 0 0 1 J...
1 5 1 7 O l O O O l
1 4 1 4 Q 1 0 0 0 0
.1-7-—— -HB »._l-.0_0-0..0.
Figure 4.7. Printout for Counter Design Example 4.2.1 (Sheet 1 of 9)
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|8 H» t 1 0-0- 01—
19 51 1 » O 0 I \
20 BO— I t 0 0 1 0 •-..-.-
2 I - — 5 H 1 1 0 I - I 0
22 55 --.- 1 » 0 I i I -
23 S3 I I 0 I 0 1
2H 52 r» » 0 I 0 0
25 60 1 I I 1 0 0
26 * I I > I I 0 1
27 43 , l i 1- j J
28 62 1 » i I » 0 ..-
29 58 - 1 1 - 1 - 0 10
30 &9 1 I 10 1 ~l
31 ..... 57 -J I 1 001
12 - 56 J I J 0 -0 0 _.--
33 HO 10 t 0-0-0
3<l Ml J 0 1 0 0 I
IS ...... «»3 t 0 I 0 1 (
34 <|2 J 0..1-0 10 -—
37 10 .— 0 0 I 0. 1 0
38 .. li 0 0 I 01 » -
39 9 o 0 I 0 0 I
<«0 --- 8.--- 0 01 00 0 —
141 JH o \- I 00 0
......*«...... DON«T CARE TERHS BELOW
. m o _ oo o o oo
««a — i.._.-_.o o-o oo t —
«•* 2 0._.0...0:..0_l_.Q
Figure 4.7. Printout for Counter Design Example 4.2.1 (Sheet 2 of 9)
48
_.»»5 3 0 0 0 -0 -» I
_ ,,6. : 14 000 I 0 0
S7 — 5 00 0 » 0 »
*a * oo o - i - J o —
H9 7 oo o I i J
60 J 2 0 0 1 I 0 0
61 |3 _. o O- l - l 0 I
52 ji» o o |- I -I 0
S3 15 0 0 I I I I
SH 32 J 0 0 00 0
5 5 3 3 j o 0 0 0 »
6 6 3< j j 0 0 0 1 0
5 7 3 5 J O 0 0 - 1 I
%•--.- — 3 6 ..._ J 0 0 1 0 0
59 .._ 37 l 0 0 » 0 I
40 38 —| 0 0 J J 0
61 31 I 0 0 J 1 I
42 Hi J 0 » . » . . 0..0
43 H5 J- 0 J- J. 0 I—___
44 -16..._ I . O . I . . 1 . 1 0
46 - —..37 1-0-4 -I-1 »
Figure 4.7. Printout for Counter Design Example 4.2.1 (Sheet 3 of 9)
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J.JC... FLIP-FLOP INPUT EQUATIONS .
<F • TRUE TERMS / DON'T CARE TERMS)
CLOCK «-.
f
t » «•« t irr» t • • • I • '
( t







- JB • A I E « F »
KB • ACO«E'F« -------- ----
FLIP-FLOP C
JC • ADE»F«
KC • A » O E » F t
FLIP-FLOP 0
JO • A'BCCF* * AC'EF'
— • KO • A » C i E F « • ACEFl.
FLIP-FLOP E
JE • A'BCO'F « A'C'OF » »C'0»F * ACDF * AB'F
Kt • A'COF * A « C » 0 » F • AC'DF * ABCD'F * A'B'F
FLIP-rLOP F - - -.. •- -
— JF- • A*BCO'E'.-* A'COC- *- A»C»OE» « A»CfO'E••* AC'0»E» »
* A«B'E
KF • A'BCO'E * A*COE« * A«C«OE * A'C'O'Ei » AC'OlE » AC'OE* * ACDE » ABCO«E« » AB|E
» A'B'Ei
Figure 4.7. Printout for Counter Design Example A.2.1 (Sheet 4 of 9)
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--&•- FLIP-FLOP INPUT EQUATIONS
IF • TRue TERNS / DON'T CARE TERMS)
CLOCK ••-,
f









SB • A » E t F »





•- so • AIBCEF* * AC»EF»
RO • A « C I E F » - » ACEF» -
FLIP-FLOP E
SE • A«BCO'F » A'C'OF » AC'OlF » ACOF » AB'F
RE • A'COF » A'C'O'F » ACtDF * ABCO'F. » A»B«F
-F-LIP-FLOP F ..- _
...._ SF:-• A»BCOi£i * *ICOE- «. AtC»OC'»- » A»CJD-«E » AC».O.IE». * ACipE * ACOEJ.._*_>dCO-«E_#-AB|EJ
• A»B»E
MF • A'BCO'E «. A'CPEt « A»C»OE » A'C'D'El » AC'OiE * AC'OE* * ACDE t ABCO'E' * AB|E
* A « 6 « £ «
Figure 4.7. Printout for Counter Design Example 4.2.1 (Sheet 5 of 9)
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-0 FLIP-FLOP INPUT E8MATIONS
(F - TRUE TERMS / DON'T CARE TERMS)
CLOCK ---.
• • • • t > • » t • • • 1 1
»•»»> - o
.FLIP-FLOP A
0* • C'D'C'Ft * ABF t ABE » AD • ACF * ACE'
FLIP-FLOP B
--. 06 • A » E » F « • BF * BE * 0 * - C •-
FLIP-FLOP c
OC • COt • CE » CF * ADE'F*
FLIP-FLOP 0
00 • A'BCCF' * OF t OE» # ACtEF«
FLIP-FLOP E
Ot • A'BCO'F « EF< * A'C'DF * AC'O'F « ACDF * AB*F
fl.IP-Fl.OP F
OF m A'BCO'Ei *-A»CO6 * A «C«OE» * A «C iO«E * AC'Ofg*... * AC»OE * -.ACDE-l-*-ABCO-»-E ..
$_ A IB '6 -
Figure 4.7. Printout for Counter Design Example 4.2.1 (Sheet 6 of 9)
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T -FLIP-FLOP INPUT E9UATIONS -•
(T m TRUE TERNS / OON'T CARE TERMS)
CLOCK -— •
r
• •"•'§•§ •'•'•'••• 1 1 • ""
: i
••• » ••— ........ u ;—•->•
; i
-->« T — ........ J
I (
A
T» • A'C'O'E'F' » AB'EF'
•FLIP-FLOP B
--- T8 • ABCO'E'F* » A'B'E'Ft-
FLIP-FLOP C
TC • A'COE'F' * AC'USiF'
FLIP-FLOP o . .. . .
- TO • A*BCO*EF> * A'C'OEFt * AC'O'CF* * ACOEF*
FLIP-FLOP E
Tt • A«BCO«E»F « A'COEF « A » C « O E « F • »IC»0»EF » AC'P'E'F » AC'OEF » ACOEiF * ABCOiEF
» A B > C > F » A*B>EF
FLJP-FLOP F
TF • A'BCO'E'F* • A'BCO'EF * A'COEF' « A'COE'F * A'C'BE'F' t A'C'DEF » A'C'P'EF» * A'C'D'E'F,
* AC'O'E'Fi » AC'O'EF.. » ACIOEFt * AC'06'F...» ACOE'F?.. »•. ACO.EF_*. ABCP'EF!..*._ ABCO'E'F _
« Ai'E'F' » AB'EF « A'B'EF* * A'B'E'C . . . . . . . .
Figure 4.7« Printout for Counter Design Example 4.2.1 (Sheet 7 of 9)
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H.S..T FLIP-FLOP INPUT EQUATIONS

















HC • A « O E « F «
TC • 0
FLIP-FLOP 0 ......... - - •• ............ •
- - S O • A«BC£F' • AC« E F » ............ — ..... ----- ........ - ...... ------
.- DO • A'CiEFi » ACEF» ..... - ........... — ..... -
TO • 0 ....... -. ...... - .
FLIP-FLOP e
SE • A'BCO'F • A'C'DF » AC'B'F • ACOF » AB'F
..... HE • A'COF « A'fO'F-^-AC'OF » ABCP'F * A'B'F
— TE • 0 ..... -•- ........ - •— ......... - ............
F
SF • »'8CD«E' » A«CDC » A'C'OE' » A'C'O'E * AC'O'E' * AC'O^ • ACOC* »
• Al8«E
RF » A'BCO'E « A'CDE' * A»C«OE » A'C'B'Ei * AC'O'E » AC'OE' « ACOE » ABCD'E' * AB|E
* A«8'E«
TF • 0
Figure 4.7. Printout for Counter Design Example 4.2.1 (Sheet 8 of 9)
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R_S T FLIP-FLOP INPUT EQUATIONS




• -- - — »--->: s a ••-•>
••-•>: T
i
....>» R — a*




TA • A'C'O'E'F' * AB'EF'
FLIP-FLOP B - • - - - -
jo
 m Q _ . _. . ,_ _. . _.




TC • A'COC'Fi * AC'DE'F'
FLIP-FLOP o --- - -•- -
so • o - - • - - — -- — -
TO • A'BCO'EF' .-* A'C'OEF' «-ACM>'CF*.-* ACDEF • -.- - —. -
FLIP-FLOP £ '
SI • 0
— - Rt • 0 •-• -- -••• —• •' -- -
— •• TE • A'BCO'E'F • A'COEF- • A'C'DE'F t A'C'O'EF * AC'O'E'F-* AC'OEF * ACOE'F * ABCDfEF




TF .« A'KCO'E'F' * A'BCD'EF * A'COEF' * A'CDt'F » A'C'OE'F' * A'C'OEF * A'C'B'EF' » A'C'O'E'F
« AC'O'E'F' » AC'O'EF » AC'OEF' » AClDE'F * ACDE'F' * ACDEF t ABCO'EF* t ABCO'E'F
* AB'E'F' • AB'EF « A'B«EF' * A'B'E'F
Figure 4.7. Printout for Counter Design Example 4.2.1 (Sheet 9 of 9)
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FLIP-FLOP TYPES SPECIFIED FOR~COUNTER
FLIP-FLOPS I ALL P /
INPUT COUNT DATAi FIRST NOt IS NUMBER OF COUNTS-- -._
tO 2H 2& 27 2 A 3 0 31 2? 28 20 21 23 22 )8 J9 __17.
14 H6 <(9 SJ 50 &•» 5& 53 &2 60 61 *3 62 58 ft* 57
(4 HQ m <tj i)2 -JO )1 9- 8 —~
INPUT COUNT SEQUENCE LOGIC
j NOII) A B C D £ F
J -2H 0 » I 00 0
_-....j 2S o - - I - - 1 - 0 - 0 - - I
3 - 2 7 0 1 1 O i l — -
— H 26 o J t 0 1 0 —
-6 30 0 I I J I 0
4 31 0 I I I 1 J
7 29 Oil I 0 J
- 8 28— 0 II 10 0 ..__
» 20 0 1..0 t 00 _
10 - 21 0 I 0 I 01 —-
_.-l i 23-- 0 I Oi l I
1 2 - 2 2 0 1 - 0 1 1 0
-- |3 18 - 0 1 0 0 1 0
- IH .- :...i»..._ oi o o i i —
16 17 0 JO 0 0 I
Ik _. 16 0 I 0 0 0 0
_ 17 He J-4 -00 00
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0
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Figure 4.8. Printout for Counter Design Example 4.2.2 (Sheet 2 of 7)
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<«5 —3 :. 0 0 0 0 I i
44 H - 0 0 0 » 0 0
HI - 5 0 0 0 t 0 I
<«8 6 - 0 0 0 \ I 0
H9 7 0 0 0 I 1 -I
6 0 1 2 0 0 1 1 0 0
51— 1 * 00 | I 01
62 IH 0 0 1 I 1 0
- 63 15 0 0 1 I 11
g q 3 2 1 0 0 0 0 0
66 33 ~ 1 0 0 0 0 )
66 3H I 0 0 0 1 0
57 35 I 0 0 0 l-l •-
..... 68 36 1 0 0 I 0 0
69 37 | 0 0 I 0 I
_ — 4 0 : — - — 3 8 1 0 0 1 1 0
41 39 | 0 0 l J I
42 HH .- -I 0 I 1 0 0— ..
- 43 —H5 1 01 1-0 » —
4H H6 I 01 J 1 0
-6§ - H7 '-.-.I 0 » V 1 I-
Figure 4.8. Printout for Counter Design Example 4.2.2 (Sheet 3 of 7)
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-* FLIP-FLOP INPUT-E8UATIONS-— -
IF • TRUE TERHS / DON'T CARE TERMS)
-CLOCK ••»--,
» t • « '»"•"• i t • t t t •
!
) J ~ 8
«W*i>
• • • • '•'• • •'• t • t
FLIP-FLOP A
JA • <C« ME' MF 'MD'J
KA • IBM ( F » ) | E )
~FL-I P»FLOP 8 — - - - - ~__~,
JU
 9 (A' ) ( F *•) ( C') - : •
- KB • I A ) | F ' ) ( C ' M O ' ) ( C4
rLIP-FLOP C
JC • C A M F » H C » HO)
KC • (0) 1C* Mr' M A ' )
FXIP-FLOP 0 - -
JO" C E M F ' M A » C M A » » C » M B ) ^ - '—
KO • IA *C t MF' » ( E ) ( A » * C ) _. - ..
rLIP-FLOP E
JC • IF) C A » C ' * 0 » MA + C+OM A « + C + D« » ( A » #B ' *C ' *U ) ( A*B )
KE • I A » 6 l * C ' * O J ( F M A * C » O t )( A » »C»0 M A • «C t »D • )( A • «B )
rLJP-FLOP F
«*C»«0*E»l l *«Cl*Ol*EHA*C»B»»E' l (AtC*OtEJ«A'»CtO*E |>(A l*CtO»*E
B ' * C ' « 0 « E M A ' « B 4 E f ) I A « ' B ' » e )
( A « a » » c » + D » E M A + C « » O » * E » M A » C » D » » E M A » C » D » E M ( A ' * C » O » E ) ( A • » & • » £ " » e » > I A ' » C » * P » + E )
i A '«B«*C ' *D»E ' M A'«B*EMA»B»E' j
Figure 4.8. Printout for Counter Design Example 4.2.2 (Sheet 4 of 7)
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-*_s FLIP-FLOP INPUT STATIONS
IF • TRUE TERNS / OUN»T CARE TERHS)
~ CLOCK ••••»» ;~
• «"'• «"• Vi •"•'111 t « '" • • - — - • - —
J
-••»•(»•> R Q» «.«•»> ; .
f
t • • « •"•'• • t • • t I "" ' -
FLIP-FLOP A
RA • <EI IF'MBM
-^i Ip^fLOP B - • -
SB • <A» l < F t MEM
08 • • « A M f • M t ' M 0 •» ( C > :.—.-:..
FLIP-FLOP c
SC • ( AHF' ) ( E » MO)
«C • (01 (E» I ( F « ) ( A » )
FLIP-FLOP o - - --.- ----- ,-
SO • ( E ) ( F » I ( A * C ) C A t t C » KB) _ •..__ .'. :.:.:„
•JO • < A » C « MFi MEMA»*O - ----- :
FLIP-FLOP E
Sfc • ( F ) ( A + C » * 0 » I ( A » C * O K A ' « C * 0 « M A » + B ' » C » * 0 ) ( A * B )
RE • < A»BI»Ct *0 ) <F) ( A+C + D» M A»»C»OM A « * C » t O ' M A ' * B )
FLJP.FLOP F
S(r • (A*Bt»C•*!>•£-*) tA«C'«D'*E) 4 A*C+0'»E' ) (A*C*O^E) (A»«C*0*E ' ) (A• *C*D'*E) (A ' *C '
( A » * B ' * C » * 0 + E K A ' + B » E ' ) ( A * b * E l
nr • « A * B ' * C » * O * E » i A * C • * O « * E
I A » » 8 » » C « » D » E » ) < A ' « B + E )
Figure 4.8. Printout for Counter Design Example 4.2.2 (Sheet 5 of 7)
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FLlP'FLOP INPUT- EQUATIONS
IF • TRUE TERMS / DON»T CARE TERMS)
— ctocic -••-••—
i
« '• *T*'¥«'•"•"• '•"• * •
t
•*> --0 -- »•
t .
8 *" I'
t i t t t t tit t tI
F.LIP^FLOP A
OA • (A»C»»U»B»»E'MA»B»*F»MA«DIMB*E»*F|
FLIP-FLOP 8 -•- - •-




- DO • <0*EHO*F« MA*C*E«*F) < A«»C'*E«+FMB)
FLIP-FLOP E
06 • (E»F|(*»C»»0»»F«)(A»C+0»F»)(A'+C+0«*F»»<A»+B»*C«*D+f•)(A*B*F«
OF « ( A*8«*C«+0»E» ) I A*C»»D'»EMA*C*D»*E« ) (A«C«D»E) IA • »C«D«.E •) (A' *CtD» *E > (A • »C • »D • «E »)
(A»*8»»C«»0»EM Ai»8»E» M A*B»E) -. . _._
Figure 4.8. Printout for Counter Design Example 4.2.2 (Sheet 6 of 7)
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T— FLIP-FLOP INPUT
(F • TRUE TERMS / OUN'T CARE TERMS!
CLOCK "--•
I







TA - (C'»E)(Fl )IB»»E'I (DM (A•«B•)IA«C•>
FLIP-FLOP B -






TE • (F I ( A»8'.C>»0»EI • IA»C'»CI'»E) <A«C*0'«E') ( A*C«0*E) ( A'*C»0»EI
<Al«6l»C>»0»E)lA«»e»E')(A»B*E)
FLIf-FLOP F
- TF • IA»8'«C»«0«E»Fl)(A»B'«C«»0»El»F|(**C«*l"*t'»F'I(A»C»*OI«E»F)(A*C»D'«E»F')(A«C«0>»E1»FI
.... <A»c«o»ct»Fi i IA»C»O»E.F) iA»»c»o«£»f • i (AI»C»O*E<*FJ IAI»C»O•*£«*(?.• i (At»c.«o»*e»F! (A»»ct»P»».e»Pi.j
(A«»C ^ O'tE^F) ( A'»at»C'*0*E»»F« ) ( Ai»8««C'»0»e«F ) (A'»B*E«F') (*t»B»E«»F ) ( A*8»E»*F> )
.— ..(A*B»E*F) _. , _ _ —.
Figure 4.8. Printout for Counter Design Example 4.2.2 (Sheet 7 of 7)
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4.3 COUNTER, NON-REPETITIVE, 5 COUNT 3 STAGE
This counter design is for a non-repetitive 5 count sequence using 3
flip flops. The count sequence is 5, 2, 7, 0, 4. Non-repetitive means
that the counter stops when the last count of the sequence is reached,
for this case count 4. The counter remains in the last count state until
reset to the first count or some other count of the sequence. Then the
counter sequences from the reset state to the last count state and again
stops. .
A non-repetitive counter is specified by repeating the last count of
the sequence twice. The reason the counter stops is that the flip flop
inputs that make a synchronous counter remain in any one state for more
than one clock period will permanently keep the counter in that state.
Since the last count is repeated twice, the first number on the data card
is equal to one plus the number of different count states in the sequence.
This is illustrated by the data cards in Figure 4.9.
4.3.1 JK. D
Here the JK and Delay flip flops are specified. The input data cards
for design of the non-repetitive 5 state counter using JK and D flip
flops are given in Figure 4.9. The computer printout for these data
cards is shown in Figure 4.10.
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FLIP-FLOPS ; JK, D -
INPUT COUNT DATA, FIRST NO. IS NUMBER-OF COUNTS
.-.-. *.-.. 5 2 7 0 - • - H «•-••.
INPUT COUNT SEQUENCE LOGIC
.— I NOU) A 8 C • • • - - -
I. _ _ & . . I n I .t ^ • * * " * ' • ~ ^^^
2 • • - • - • - -2. 0 - I 0 -
4 7 i l l' " ft ' • • » ~ '"- — '~ T -- -•-
. . . « _ . _ „ _ n n D n
— ——.. -^ -•' — ^ f -.__— ... ^ • V - - W •-•••——— ~- ~~ '
5 H 100 - - '
4, H 1 -00 - - - - • - . - '..
— -——«---» — - DON i T C ARE- TERMS BELOW
- 7 • •• - t 00- I ---•--• ,
8 3 0- I J —- -
;_ o 6 110T ^~* » ~™~ —"~- - «— -» U*~" ___ — ._„ , -..- .„. -.„ ...,-, ._, »
Figure 4.10. Printout for Counter Design Example 4.3.1 (Sheet 1 of 5)
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,...j_K FUlR-FlOP TRANSITION INPUT REQUIREMENTS
0 ...»> 0 Q • •»...> t 1 ..-«> 0 1 ...•> I
- J K -- J K J K J K
0 • t . • t •» 0
M»-• TRUE, IQ» » FALSE, !<•• • DON'T CARE
TRUTH TABLE FOR COUNTER USING «i K - FUIP-FUOPS
N O A B C J A K A O B K B J C K C
6 t 0 1 „ 1 I - . 1
2 010 J - • 0 1 -
7 lit « 1 • 1 - I
0 000 1 «• 0 » 0 -
H 1 0 0 - 0 0 - 0 —
q 1 0 0 0 0 0 0 0 0
1 001 ..........
3 O i l ......
4 110 ......
Figure 4.10. Printout for Counter Design Example 4.3.1 (Sheet 2 of 5)
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-J- K FLIP-FLOP INPUT EQUATIONS
(F • TRUE TERMS / OON»T CARE TERMS)
CLOCK -w-,
V






KA • C / B + A*
FLIP-FLOP B
JB » C / B
KB • C / B« * A
FLIP-FLOP C
JC • B / C
KC • 1
Figure 4.10. Printout for Counter Design Example 4.3.1 (Sheet 3 of 5)
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••FLIP-FLOP TRANSIT ION INPUT R£«U IREHENTS
0 -•-•>> 0 Q --•«> t 1 «••<••> 0 J .»-»> I
0 " D - ' — " D •'' D
0 1 0 I
» TRUEJ—IQ»-» FALSE, — »•« » OON«T CARE
TRUTH TABLE-FOR COUNTER USING 0 ..... — FU I
NO A B C OA Db DC
& 1 0 1 0 1 0
2 0 1 0 1 1 1
7 1 1 1 0 0 0
0 0 0 0 1 0 0
t 1 0 0 1 0 Q
H 1 0 0 0 0 0
1 0 0 I » « -
3 Oil - - -
6 I t 0 • » »
Figure 4.10. Printout for Counter Design Example 4.3.1 (Sheet 4 of 5)
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.0 FLIP-FLOP INPUT EQUATIONS
(F » TRUE TERMS / OUN'T CARE TERMS)
CLOCK ---•
f
t •»•••••••»• t •




OA » C« / A»
FLIP-FLOP a
OB •• 8»C * BCl /-A»C
FLIP-FLOP C
DC •» BC« / A*C
Figure 4.10. Printout for Counter Design :Example 4.3.1 (Sheet 5 of 5)
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4.4 COUNTER, 10 COUNT 6 STAGE
This example is for a 6 bit counter having a 10 count sequence of
8, 17, 26, 13, 62, 5, 42, 9, 59, 37. Normally a 10 state counter is
implemented with only 4 flip flops. However, in this case 6 bits or
flip flops are required to represent the highest designated count (count
59) in binary form.
This design is an example of when subroutine ARRAY operates in its
alternate mode as described in Section 5.1.8. The alternate mode is
used whenever the count sequence contains 1/6 or less of the maximum
count states possible for the number of flip flops used. The alternate
mode uses less computer run time for this type of sequence by ignoring
the don't care count states. For 6 flip flops, 2 or 64 states are
possible. Since the sequence uses 10 states, there are 54 don't care
states that would normally have to be included in development of the
input equations.
The program is run twice for the given 10 count sequence. First to
obtain the flip flop input equations in sum-of-product form (Section
4.4.1) and then in product-of-sum form (Section 4.4.2). The input data
cards for these two program runs are shown in Figure 4.11.
Section 4.4.1 illustrates how NAND gates can be used to realize the
sum-of-product equations where the gate inputs are obtained directly
from the equations. Section 4.4.2 illustrates how NOR gates are used in
similar fashion to realize product-of-sum equations.
4.4.1 ALL /
The flip flop code letters ALL specify the JK, RS, D, and T flip
flops and output code option / specifies the short form output mode. The
input flip flop equations are in sum-of-product form which is the normal
printout form. This design is implemented with the data cards shown in
Figure 4.11A. The computer printout for these data cards is given in
Figure 4.12.
Sum-of-product equations are in proper form for easy implementation
with two levels of NAND gates as illustrated in Figure 4.13 for the
Delay flip flop. There is a first level gate for each product term of
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1 7 2 6 1 3 62 59 37
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CARD #2
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A. Data Cards for Example 4.4.1
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0 0 0 9 0 0 0 0 0 8 0 0 0 0 0 3 0 0 0 0 0 f l 0 0 B J 0 B B 0 0 8 0 0 0 0 6 0 0 0 3 0 ! 0 0 0 0 0 0 0 0 C O S 8 0 0 0 0 0 0 8 0 0 0 0 f l 0 0 0 3 8 8 C O O O O B
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B. Data Cajrds for Example 4.4.2
Figure 4.11. Data Cards for 10 Count 6 Stage Counter for Example 4.4.1
and Example 4.4.2
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TYPES SPECIFIED FOR COUNTER
FLIP-FLOPS 5 ALL /
INPUT COUNT DATA* FIRST NO, is NUMBER OF COUNTS
10 8 17 26 13 42 5 H2 9 59 37
INPUT COUNT SEQUENCE LOGIC
J N0( I ) A B C 0 E F
1 8 0 0 I Q 0 0
2 17 0 I 0 0 0 I
3 26 0 I 1 0 I 0
M 13 0 0 1 1 0 I
5 62 I I 1 I 1 0
~ 6 S 0 0 0 1 0 1
7 H2 I 0 1 0 1 0
a 9 o o i o o i
~ i ~"r" 59 I 1 10 11
10 37 I 0 0 I 0 I
11 8 0 0 I 0 0 0
.
r
..,. — .„....,... D O N ' T C A R E T E R M S
1 2 0 0 0 0 0 0 0
13 » 0 0 0 0 0 1
H - 2 " 0 0 00 1 0
15 3 0 0 0 0 1 I
16 •» 0 0 0 I 0 0
1 7 " * 0 0 0 1 » 0
1 8 7 0 0 0 1 1 1























































































































































































































































































































































































Figure 4.12. Printout for Counter Design Example 4.4.1 (Sheet 3 of 7)
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J K FLIP-FLOP INPUT EQUATIONS s
_ (F • TRUE TERMS / OONVT.CARE.TERMSI
FLIP-FLOP A
JA P B«F













KF * C1 * 0
CLOCK — •
» ......
t t * * * « t * * * « « « «
; :
->i j Q :•»-->
«•»•»>? K Q» :
..... „ ..... ; ...... ;
Figure 4.12. Printout for Counter Design Example 4.4.1 (Sheet 4 of 7)
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R s FLIP-FLOP INPUT EQUATIONS




«•-«•->{ R Q« !
.... " _.; '_.:..;; ; :.. ;
i * * * * t « « t t « « t «
FLIP-FLOP A
SA « A'B»F ; ' _ _ .
RA • F» * AB|
FUP-FLOP B " " '" ""
-' SB • CE»:"~ "" ;
~ RB » E "~ """"' ' : ""
FLIP-FLOP c
sc m c«
RC • AB * E«F»
FtlP-FLOP 0





RF » C* * B»0
Figure 4.12. Printout for Counter Design Example 4.4.1 (Sheet 5 of 7)
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FLIP-FLOP INPUT EQUATIONS







_ _ — . . . • . . . . * .
" .......... "~ ....... ................ ~ ;
•
_ _ _ t
{••
FLIP-FLOP A
DA • CF * A»B»F _
"FLIP-FLOP B " .........
OB • CE» * 0»E» ............ ~
FLJP-FLOP c ______
DC • A'B * AB« * E»F
FLIP-FLOP o "."




OF • E * "CO*
-.-->
Figure 4.12. Printout for Counter Design Example 4.4.1 (Sheet 6 of 7 )
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FLIP-FLOP INPUT EOLATIONS









TA • D «• AB* * B'F
FLIP-FLOP B
TB • BC * A«C
FLIP-FLOP C
TC • C1 * AB• * E«F«
FLIP-FLOP D
TO • B« C « * BCD*
FLIP-FLOP E
TE m B * E * A«F
FLIP-FLOP F
TF • C' * 0 * F»
































Figure 4.13. Realization of Sum-of-Product Input Equations Using
HAND Gates for Delay Flip Flops of Example 4.1.1
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each flip flop equation where the gate inputs are the product term
variables. There is o.ne second level gate for each flip flop equation
which essentially sums the product terms. For example, the equation
DA = CF + A'B'F is implemented using two first level NAND gates as shown
in Figure 4.13. The inputs to one gate are C and F and the inputs to
the other gate are A" , B1 and F. The gate input variables are of course
the flip flop outputs.
4.4.2 ALL / P
The flip flop code letters ALL specify the JK, RS, D, and T flip
flops. Output code options / and P specify the short form output and
product-of-sum input equations respectively. The data cards for this
design are shown in Figure 4.1IB. The computer printout for these data
cards is shown in Figure 4.14.
The product-of-sum equations are in proper form for easy implemen-
tation with two levels of NOR gates as illustrated in Figure 4.15 for
the Delay flip-flop. There is a first level gate for each sum term of
each flip flop equation where the gate inputs are the sum term variables.
The concepts for this configuration are the same as for Figure 4.13
where NAND gates are used for sum-of-product equations. For example,
the product-of-sum equation DA = (F)(A' + B)(A + B1) is implemented with
three first level NOR gates as shown in Figure 4.15. The gate inputs are
F, A1 and B, A and B1 .
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FLIP"FLOP TYPES SPECIFIED FOR COUNTER
FUIP^FLOPS T ~ALU / '?
INPUT COUNT O A T A » F IRST NO. IS NUMBER OF COUNTS
10 8 17 26 13 42 5 HZ 9 5? 37
INPUT COUNT SEQUENCE LOGIC
I N 0 ( t ) ~ " ~ A B C D £ F "
1 8 0 0 1 0 0 0
2 17 0 t 00 0 I
3 2 6 0 1 1 0 1 0
H 1 3 0 0 1 1 0 1
5 6 2 1 1 1 1 1 0
6 5 0 Q 0 I 0 T ~
7 ^2 I 0 T 0 I 0
8 9 0 0 1 0 0 1
9 5 9 1 1 1 0 1 1
1 0 3 7 1 0 0 1 0 1
1 1 8 0 0 1 0 0 0
,....._.__...„ D O N ' T CARE TERMS
1 2 0 0 0 0 0 0 0
13 I 0 00 0 0 1
I H 2 0 0 0 0 1 0
IS 3 0 0 0 0 1 I
U H 0 0 0 1 0 0
1 7 6 0 0 0 1 1 0
18 7 0 0 0 I 1 I
































































































































































































































































































































































































Figure 4.14. Printout for Counter Design Example 4.4.2 (Sheet 3 of 7)
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J K FLIP-FLOP INPUT EQUATIONS
























Figure 4.14. Printout for Counter Design Example' 4.4.2 (Sheet 4 of 7)
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R S FLIP-FLOP INPUT EQUATIONS



















t t * t « « » « i
»-•->;
_.. i
-•»*•>» R «» ;<
« « * « « * * * * t « * * i
Figure 4.14. Printout for Counter Design Example 4.4.2 (Sheet 5 of 7)
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FLIP-FLOP INPUT EQUATIONS

















































Figure 4.15. Realization of Product- of -Sum Input Equations Using NOR
Gates for Delay Flip Flop of Example 4.1.2
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4.5 BOOLEAN SIMPLIFICATION, SUM-OF-PRODUCT INPUT
This section provides three examples of Boolean simplification where
the function to be simplified is in sum-of-product form. The Boolean
function is specified by entering letter F in column one of the first
data card and is terminated by an asterisk (*). Refer to Section 3.2.2
for details on how the function is entered on data cards. Each example
illustrates different features of the program. The first two examples
contain only true terms while the third example contains both true and
don't care terms.
4.5.1 Twelve Term 6 Variable Function
The Boolean function to be simplified contains 12 true terms, each
consisting of 6 variables. The data cards for this function along with
the computer printout for these data cards are shown in Figure 4.16.
The function is entered on 5 data cards. In this example, each term
contains all 6 variables although this is not required. The variables
are represented by letters A, B, E, H, P and Z to demonstrate that any
letter A through Z can be used. Notice that the variables of the third
and fourth terms are not entered in alphabetical order and that the last
term is divided between data cards 4 and 5.
4.5.2 Eight Term 3 Variable Function
This Boolean function consists of 8 true terms of 3 variables each.
The data card and computer printout for this function are shown in
Figure 4.17. Since the 8 terms contain every possible combination of
the 3 variables, the simplified function is equal to unity.
4.5.3 Sixteen Term 6 Variable Function
Here the Boolean function to be simplified contains 10 true terms
plus 6 don't care terms, each term consisting of 6 variables. The five
data cards used for this function and the computer printout for these
data cards are shown in Figure 4.18. The true terms are always entered
first and a slash mark (/) is used to separate the true terms from the
don't care terms. For this example, the simplified function also con-
tains don't care terms. This is not always the case as the simplified
true terms may contain all the don't care terms.
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A. Data Cards
INPUT FUNCTION (F • • • • TKUE TERMS / 0<>N'T Cf tRE TEKMS)
• T E R M I N A T E S BOOLEAN EXPRESSION
• f - m - A » B « E t H ' P Z * A » B » E t H P Z * Z P H ' E » B A « t HPZA 'BE ' *
*-
 fc . B i£ »HP« Z--*••• A « B E » H » P « Z- * A»BE • Hp • Z * A • 6»E' H»PZ'
A » B C ' H t p I» -* -A « - B » E » H P Z » - - * : -; —
A • a c1 • —— '
. n T B £ v - ~" ', T ""
HPZ»-
LETTERS USED • ABEHPZ




Data Cards and Printout for Simplification of Sum-of-Product
Boolean Function, Example 4.5.1
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A. Data Card
-INPUT FUNCTION (F -"-TRUE- TCRMS / DON'T CARE TERMSJ
• TERMINATES BOOLEAN EXPRESSION
F-m A » B » C » * A » B « C -* A»6C» -» A'BC * AB'C* * AB'C * ABC' *
LETTERS USED • ABC
—SIMPLIFIED-FUNCTION <F---TRUE-TERMS /-PON«T CARE- TERMS)
F • i
B. Computer Printout
Figure 4.17. Data Card and Printout for Simplification of Sum-of-Product
Boolean Function, Example 4.5.2
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A. Data Cards
INPUT F U N C T I O N I F » TRUE TERMS / OON»T CARE TERMS)
• TERMINATES BOOLEAN EXPRESSION
F « Ai8»e»H»PZ *A»B»EIHPZ * ZPH»E»BA« t HPZA»BE»
-— ....... * A « B « E I H P » Z * A»BetH»p*z * A»BE»Hptz * ----------
•— AB'EHPZ * AB«EHP»Z / .......
A«a » E * H t P Z * * A » B E « H » P Z « * A»B»E»HPZ» *
................. •»• ABEHPZ» * AB'EHPZi ---- • ---------- ..... —
* A » B « E » H « P » Z
LETTERS USED • ABEHPZ
SIMPLIFIED FUNCTION (F • TRUE TERMS /DON'T CARE TERMS)
F'm At£iz * AB'EHZ / A » E » P * AEHPZ»
Figure 4.18.
B. Computer Printout
Data Cards and Printout for Simplification of Sum-of-Product
Boolean Function, Example 4.5.3
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4.6 BOOLEAN SIMPLIFICATION, PRODUCT-OF-SUM INPUT
This section provides two examples of Boolean simplification where
the function to be simplified is in product-of-sum form. The simplified
function is always printed out in sum-of-product form regardless of the
input form. Only true terms are permitted for product-of-sum inputs.
To simplify a function containing true and don't care terms, the true
and don't care terms are split into two functions and simplified sepa-
rately. Then the simplified sum-of-product results of both functions
are summed together and run as a sum-of-product function containing
true and don't care terras.
4.6.1 Sixteen Term 6 Variable Function
This Boolean function contains 16 product-of-sum terms, each term
consisting of a maximum of 6 variables. Each term can contain one or
all of the 6 variables. The data cards and the computer printout for
this function are shown in Figure 4.19. Notice that the third and
fourth data cards contain terms consisting of from two to five variables.
This function is equivalent to the sum-of-product function given in
Figure 4.16. Notice that both functions simplify to the same function.
4.6.2 Eight Term 3 Variable Function
This function contains 8 product-of-sum terms of 3 variables each.
The data card and computer printout for this function is shown in
Figure 4.20. The simplified function is equal to zero as the 8 terms
contain every possible combination of the 3 variables. If the terms
were multiplied out, each resulting term would contain at least one
complement pair and would therefore equal zero. Notice that this func-
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A. Data Cards
-INPUT FUNCTION ....... <F » TRUE TEKMS / OON»T CARE TERMSI
• TERMINATES BOOLEAN EXPRESSION
+H*P ' *2 » > ( A • *
*Z • M
P*
LETTERS USED • ABEHPZ
SIMPLIFIED/ FUNCTION <F-*-*RUE TERMS-/-DON•T CARE TERMS)
ff « A » E » Z •»
B. Computer Printout
Figure 4.19. Data Cards and Printout for Simplification of Product-of-Sum
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A. Data Cards
INPUT FUNCTION «F« TRUE TERMS / OON»T CARE TERMS)
• TERMINATES BOOLEAN EXPRESSION
C>(A*B'+C»)(A I*B + C)<A»*B*C•>(A
LETTERS USED • ABC
SIMPLIFIED FUNCTION tp—»-?RUE-TERMS -/-DON«T CARE TERMS)
B. Computer Printout
Figure 4.2Q. Data Card and Printout for Simplification of Product-of-Sum




5.1 DESCRIPTION OF PROGRAMS
A brief description is given for the main-line program and each of
the 10 subroutines used. The purpose is to explain the function of each
sub-program along with the main concepts involved. The sub-programs are
listed below giving the section in which they are described.
Section Main-line Program
5.1.1 DIGITL - Digital Logic Design
Section Subroutine Programs
5.1.2 BLNIN - Boolean Input
5.1.3 CTRIN - Counter Input
5.1.4 JKRS - JK + US FF's
5.1.5 DLTRG - Delay + Trigger FF's
5.1.6 RST - RST FF
5.1.7 CTDC - Counter Don't Care Terms
5.1.8 ARRAY - Boolean Expression Array
5.1.9 DETRU - Determine True Terms
5.1.10 BOOL - Boolean Simplification
5.1.11 DGLOT - Digital Output
The program flow charts and source listings are given in Section 5.2.
5.1.1 Program DIGITL - Digital Logic Design
Program DIGITL is the main-line program which acts as master control
for all program functions by calling the appropriate subroutines in proper
sequence. A block diagram of the program is shown in Figure 5.1. As the
diagram shows, the program is divided into two modes, the Boolean function
simplification mode and the counter design mode. The code letter in
column one of the first data card, in each data set, determines the mode-
A blank space for the code letter terminates the program. A description
of the function and operation of each of the subroutine programs is given
in the following sections.
5.1.2 Subroutine BLNIN - Boolean Input
Subroutine BLNIN takes the Boolean function that is read in for sim-
plification and converts the expression into a two dimensional numerical




Figure 5.1. Block Diagram of Program DIGIT!
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characters and other symbols that are converted into a binary numerical
array used by the Boolean simplification subroutine BOOL. The read in
function can be either in sum-of-product or product-of-sum form but not
a combination of both. The first left-hand parenthesis is used to detect
the product-of-sum form. A product-of-sum array is first sent to sub-
routine ARRAY for conversion to a sum-of-product array before going on to
subroutine BOOL for simplification.
Subroutine BLNIN begins by searching each data card to determine the
number of Boolean true and don't care terms, the number of variables in-
volved, and the alphabetical letters used to represent the variables. On
the data cards, the letters (variables) used in each term do not have to
appear in alphabetical order nor must each variable appear in each term.
The subroutine prints out the Boolean function exactly as it appears on
the data cards and also prints out an alphabetical listing of the letters
used.
By knowledge of the total number of variables involved and what letter
represents each variable, the A(I,J) array is then generated. Term A(I,1)
designates the first term with the rows (I's) representing the variables of
the term. The number representation used is "1" for true, "0" for false or
not condition, and "3" for variable missing or no data. For example, if
the Boolean function on the data card was ABC1 + C'B' + BCA' + B1, the "A"
array generated would be:
















5.1.3 Subroutine CTRIN - Counter Input
The main function of this subroutine is to take the input count se-
quence and generate the two dimensional binary array "NOBI" containing the
input count sequence plus the unused or don't care counts. Array "NOBI" •
is the same as array "B" used in other subroutines. The subroutine also
detects the flip flop types specified and stores this in a one dimensional
98
array called "FCODD'.
The program begins by detecting the flip flop code letters specified
on the first data card and generates the "FCODE?1 array. Flip flop types
not specified are signified by FCODE(I)=7,, Next the data cards containing
the input count sequence are read. The subroutine prints out the flip
flop code letters and the input count data exactly as they appear on the
data cards.
The subroutine then generates the input count sequence logic which
is stored in binary array "NOBI(I,J)". The largest number is found to
determine the maximum number of binary bits required. If MX is the number
of binary bits, then there are 2 possible count states with the highest
count equal to 2 -1. The input count sequence read in decimal numbers
(modulo 10) is converted to binary numbers (modulo 2), and stored in array
"NOBI". Next the count states not used, called don't care states, are
converted to binary and are stored in "NOBI".
The subroutine then prints out all the count states in both decimal
and.binary form under the heading of "Input Count Sequence Logic". The
letter "A" is always used to represent the most significant bit of each
binary number. For example, if the count sequence on the data card were 0,







































The array "NOBI" is to be used later by one of the flip flop subrou-
tines.
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5.1.4 Subroutine JKRS - JK and RS Flip Flops
Subroutine JKRS contains the flip flop .transition input requirements,
derived from the counter truth table, for both the JK and RS flip flops as
given in Section 2.3. For a given binary count sequence (developed in
subroutine CTRIN) the subroutine enters into the counter truth table the
input transition requirements for each flip flop. The count sequence
from subroutine CTRIN is stored in a two dimensional array "B(I,J)". The
flip flop transition requirements are added to this array which then con-
tains the counter truth table logic. The transition requirements for the
don't care count states, which are the same for all type flip flops, are
not entered here but are entered by subroutine CTDC. The number 4 is used
to represent a don't care condition in the truth table and is^indicated in
the printout by a dash mark (-).
For example, for the count sequence ofO, 1, 2, 3, 5 (used as example
in subroutine CTRIN), the "B" array for the JK flip flop would appear as
follows:





























































































5.1.5 Subroutine DLTRG - Delay and Trigger Flip Flops
Subroutine DLTRG generates the delay and trigger flip flop transition
input requirements for a given count sequence. The transition requirements
complete the counter truth table logic which is stored in the two dimen-
sional array "B(I,J)M. For description of this subroutine, refer to sub-
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routine JKRS (Section 5.1.4) which is similar in function and operation.
5.1.6 Subroutine RST - RST Flip Flop
This subroutine generates the RST flip flop transition input require-
ments for a given count sequence. The operation is similar to that de-
scribed for subroutine JKRS (Section 5.1.4). The input transition require-
ments for each flip flop in the counter truth table are generated and stored
in a two dimensional array "B(I,J)".
The subroutine considers the RST flip flop for use as either an US or
a T flip flop. Tfaen an RST flip flop is specified, the subroutine is used
for two different counter designs. The first design uses the "RST" as a
RS flip flop and the second design uses the "RST" as a T (trigger) flip
flop. The value of variable ICODE determines the operating mode of the RST
flip flop.
5.1.7 Subroutine CTDC - Counter Don't Care Terms
Subroutine CTDC generates the don1t care transition input requirements
for the don't care terms of all counter designs. These don't care condi-
tions complete the two dimensional array "B(I,J)M as illustrated for the
JK flip flop subroutine in Section 5.1.4.
5.1.8 Subroutine ARRAY - Boolean Expression Array
This subroutine generates the Boolean input equations (one at a time)
in sum-of-product form for each flip-flop and converts Boolean functions in
product-of-sum form to sum-of-product form. These Boolean equations are
later sent to subroutine BOOL for simplification. The subroutine has a
normal and an alternate mode of operation. Basically, the normal mode de-
velops the Boolean equation from sum-of-product terms while the alternate
mode develops an equivalent equation from product-of-sum terms. The alter-
nate mode is used when the number of counts specified is 5~ 1/6 of the maxi-
mum count states possible for the number of binary bits used, or when the
Boolean expression read in is in product-of-sum form. Both modes produce
Boolean equations in sum-of-product form regardless of the form to be used
in printout.
Operation of the normal mode is as follows. The array "B(I,J)" from
a flip flop subroutine (e.g. JKRS) is transfered into array "NBI(I,J)".
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For output in sum-of-product form, the subroutine generates the Boolean
function array "A(I,J)M for each flip flop input from the count states
specified by the true and don't care transition requirements for that in-
put. For example, for the JK flip flop array shown at the end of Section
5.1.4, input JA has one true term (count 3) and four don't care terms
(counts 5, 4, 6, 7). The MA(I,J)" array generated for the J input of flip
flop "A"(JA) is as follows:





















For output in product-of-sum form, the "A" array is obtained from the
false and. don't care transition requirements. For JA there are three false
terms (counts 0, 1, 2).
The alternate mode for counter designs is used when the sequence con-
tains only a small portion (< 1/6) of the total possible count states. The
terms specified by the false ("0") transition requirements are taken, and
the entire expression is then inverted. The inverted "0" term expression
is equivalent to the expression obtained from the true and don't care trans-
,ition requirements. The true terms are then later separated from the don't
care terms in subroutine DETRU. The reason for the alternate method is to
save computer operating time by reducing the size of the "A" array which
would otherwise contain a large number of don't care terms.
The inverted expression consists of product-of-sum terms which are con-
verted into sum-of-product terms by a special expansion technique. The
product-of-sum terms cannot simply be multiplied out as this would yield a
voluminous number of terms. For example, eight terms each containing six
Q
variables would yield 6 or 1,680,000 terms. The technique used involves
factoring out common variables beginning with the most common variable in
alphabetical order. Also, the alternate mode handles Boolean expressions
that are initially read in product-of-sum-form.
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The operation of the alternate mode, for sum-of-product printout, is
as follows. First, the "1" transition terms are stored in array "AT(I,J)"
for later use in subroutine DETRU. Then the inverted "0" terms are stored
in "AT". The inverted "0" terms are processed within the "AT" array pro-
ducing reduced sum-of-product terms which are stored in array "A(I,J)n.
The resulting sum-of-product expression is usually close to its most sim-
plified form. Usually each term is reduced to its simplest form but some
unnecessary terms may be included. For printout in product-of-sum form,
the role of the "0" terms and "1" terms is reversed. Here the "1" terms
would be inverted and then processed.
The expansion technique used is illustrated by the following example.
Let "JA" represent the expression generated in array "A" and "F" represent
the product-of-sum expression contained in array "AT". Initially JA = 0.
As "P1 is reduced, the sum-of-product terms generated are transferred into
"JA". The expansion is complete when F = 0. The expression shown for "P1
is expanded as follows:
F = (A + B + C' + D' )(A' + B + C' + D)(A + B + C + D1 )(A' + B + C •*• D)
JA = 0
Factoring out B gives,
F = B + (A + C1 + D1 )(A' H- C1 + D)(A + C -f D1 )(A' + C •+ D).
Transferring B from F into JA gives,
F = (A + C1 + D')(A' + C1 + D)(A + C + D1)(A' + C + D)
JA = B.
Factoring out A gives,
F = A(C' + D)(C + D) + (C1 + D")(A' + C1 + D)(C + D1 )(A" + C + D).
"When a variable is factored out, its complement is eliminated from the
term factored out. Next the first term is further expanded by factoring out
variable D giving,
F = AD + A(C')(C) + (C1 + D1)(A' + C' + D)(C + D1)(A' + C + D).
Since AC1C = 0, only term AD is transferred into JA giving,
103
F = (C1 + D')(A' + C1 + D)(C + D')(A' + C + D)
JA = B + AD.
Factoring out A1 gives,
F = A'(C1 + D' )(C + D' ) + (C1• + D' )(C' + D)(C + D1)(C + D).
Then, the first term is further expanded by factoring out D' giving,
F = A'D' + A'(C1)(C) + (C1 + D')(C' + D)(C + D1)(C + D).
Transferring A'D' intp JA and eliminating A'C'C = 0 gives,
F = (C1 + D')(C' + D)(C + D')(C + D)
JA = B + AD + A'D' .
Factoring out C gives,
F = C ( D ' ) ( D ) + (C' + D ' X C 1 + D ) ( D ' ) ( D ) = 0.
Since F = 0, the expansion is complete and the resulting input equation
is JA = B + AD + A'D'.
Each term produced by factoring out a variable is further expanded by
factoring out the next most common variable and so on for five times
or until only sum-of-product terms remain. Only if the expression contains
more than 32 product-of-sum terms is it possible for one expanded term to
still contain product-of-sum factors after five repetitions of factoring out
common variables. Tttien this occurs, the subroutine multiplies out the re-
maining factors.
The multiplication section is complete by itself and can be used to
expand product-of-sum terms directly if desired for some other application.
The multiplication section consists of cards 131-169 on the source program
listing.
5.1.9 Subroutine DETRU - Determine True Terms
When the alternate mode is used in subroutine ARRAY, the true and don't
care terms generated in the "A" array are intermingled. Subroutine DETRU
selects the minimum required true terms from the array and then places the
true terms at the front of the array. The "A" array is now in proper form
for further simplification by subroutine BOOL.
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The subroutine functions as follows. Array "A(I,J)" is trans-
ferred into array "AT(I,J)" which already contains the "1" terms entered
in subroutine ARRAY. A true term matrix is generated in array "IA(I,J)"
which cross references the "A" array terms to the "1" terms that they con-
tain. The rows correspond to "1" terms and the columns to "A" array terms
that contain at least one "1" term. As an example, assume the "1" terms
are counts 2, 10, 42, 65, 107 and the "A" array contains expression JE
given as:
JE = B1 + E + AG' + CG + DG' + FG + A'G + C'G' + D'G + F'G'.
The true term matrix would then appear as follows:








The position of the numbers in a column signify the "1" terms that are
contained by the JE term listed above the column. The value of the number
signifies the position of the column term in the JE expression. For ex-
ample, C'G1 is the 8th term in JE and contains the first three "1" terms.
The required true terms are determined by the following technique.
First, the minimum row is determined. Then from the column terms appearing
in this row, the column which contains the largest number of "1" terms is
selected. If several columns contain the same number of "1" terms, the
column term having the least number of variables is the one selected. All
the rows ("1" terms) contained by the selected term are then eliminated
from the matrix. The next minimum row is determined and the process re-
peated until all rows are eliminated. The terms selected now contain all
the "1" terms and are therefore the true terms.
Applying this technique to the previous example gives row 5 as the
first minimum row since only one column appears in this row. Hence FG is
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the first true term. The reason for selecting the minimum row is made
clearer by noting that FG is the only term that contains the fifth "1"
term (ABC'DE'FG) and therefore must be one of the true terms. The next
minimum row is row 1. Both terms B'and C'G' in this row contain three
"1" terms and term B1 is selected since it contains one less variable.
Rows 1, 2, 4, 5 have now been eliminated. Obviously, row 3 is the next
minimum row and term C'G1 is selected over DG1 since it contains more "1"
terms,, All rows are now eliminated and the resulting true terms are FG,
B1, and C'G' . The remaining terms in JE are don't care terms. The true
term expression obtained in this alternate mode will always be at least as
minimized (fewest number of terms and variables) as the expression ob-
tained in the normal mode.
The subroutine then transfers the expression in array "AT" into
array "A" with the true terms being transferred first. For the previous
example, JE would now appear as:
JE = FG + B' + C'G'/E + AG1 + CG + DG' + A'G + D'G + F'G'.
5.1.10 Subroutine BOOL - Boolean Simplification
The Boolean simplification subroutine implements the Boolean simpli-
fication theory discussed in Section 2.1. The subroutine follows the
sequence of steps described in this section. The first step applies the
three theorems of the iterative method to obtain the prime implicants.
Then, the tabular method is used to assure that the final expression is a
minimum sum-of-product.
The subroutine transfers the Boolean expression that is to be simpli-
\
fied into a two dimensional array called the "A(I,J)" array. The true
variables of the expression are read into the array as 1's and the comple-
ments as O's. For example, the expression
ABC + ABC + ABC















Once the Boolean expression has been read into the array, the first
step is to apply the first theorem of the iterative method to the array.
The first theorem of the iterative method is:
1. XY + XZ = XY + XZ + YZ.
The function of this theorem is to generate the new term YZ out
of the variables associated with X and its complement. The complement
pairs are the 1's and 0's on each row, and the variables associated
with a complement pair are the remaining 1's and 0«s in those two col-
urns.



















3 = No Data
The next step in the iterative method is to apply the second and
third theorems. These are:
2. Y + Y = Y
3. Y + YZ = Y
These two theorems use the new term YZ to reduce or eliminate certain
terms. For example, it can be seen from the previous array that the new
term YZ will replace the first and second terms of the array. This is an
application of the third theorem. After application of the third theorem,
the first, and second terms of the array are the same; therefore, the second
theorem can be applied to eliminate the second term.
After the application of the second and third theorems, the previous













3 = No Data
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As the title, iterative method, implies, these three theorems are
applied over and over to the array in the same order until all
possible applications are completely exhausted. The complete iterative
method is applied to the array three times. The first time only the true
terms are considered. This is to group the true terras together before
further simplification with the don't care terms. The second time, both
the true and don"t care terms are considered together. Because of the
initial grouping of the true terms, the second application of the iterative
method may not completely reduce all terms. Hence the iterative method is
applied a third time. When this is done, the remaining terms in the array
are prime implicants. Before the iterative method is applied for the third
time, the array is compressed by eliminating all "no data (all 3's)" terms
from the array. This provides working space in the array for application of
the tabular method and reduces the time required to implement the remainingj
portion of the simplification technique.
The second part of the subroutine is the tabular method. The tabular
method takes the results of the iterative method and eliminates all possi-
ble terms that are not required for the minimum Boolean expression. This
is accomplished by expanding each term into an expanded sum-of-product,
then checking to see if every term in the expanded sum-of-product is con-
tained in the remaining terms. If every term is contained at least once,
then the original term that was expanded is eliminated from the array.
For example, if the expression
BC + AC + AB















The first term in the "A" array is expanded into two terms in the























The arrows show what terms of the expanded terms are contained in the
remaining two terms. The term expanded is obviously not considered.
Since all expanded terms are contained in the remaining terms, the
term that was originally expanded is eliminated from the array.















This process of expanding each successive term and then comparing the
expanded terms with the remaining terms is continued until all terms of
the array have been considered. When this is done the final expression is
minimal and the tabular method is complete'.
The tabular method is applied to the array twice. The first time
true terms are eliminated using only the true terms. The second time
don't care terms are eliminated using both the true and don't care terms.
This is because true terms can be used to help eliminate a don't care term
but don't care terms can't eliminate a true term.
5.1.11 Subroutine DGLOT - Digital Output
This subroutine prints out most of the calculated digital data. In
the counter design mode, the subroutine prints out the flip flop transition
input requirements, the counter truth table, the flip flop block diagram,
and the flip flop input equations in either sum-of-product or product-of-
sum form. In the Boolean simplification mode, the subroutine prints out
the simplified Boolean function in sum-of-product form.
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In the counter design mode, the operation of the subroutine is as
follows. First the flip flop code letters (e.g. JK) are generated for
the flip flops in use from variable FCODE. Next the transition input re-
quirements and the counter truth table are printed out. If the short
form output option (NRT = 1) is specified, these printouts are bypassed.
The array "NBI(I,J)", which contains the counter truth table, cannot be
directly printed out because of different spacing requirements for the
binary sequence portion and the input transition portion of the array.
Hence, a new array "ROW(I)" is generated and printed out with the proper
spacing between characters for each row of array "NBI(I,J)M.
Next, the Boolean input flip flop equations are printed out. Each
time the subroutine is called, one equation brought in through array
"A(I,J)" is printed out. The Boolean variables contained in array "A" in
binary form are converted into alphabetical letters for printout. The
variables designate flip flops which are assigned letters in alphabetical
order, with flip flop A always representing the most significant .binary
bit of the count sequence.
The Boolean equation printout is normally in sum-of-product form. In
this form, the equation can contain both true and don't care terms. If
variable MPS = 1, the printout is in product-of-sum form. "When this form
is used, the complement of the variables in array "A" are printed out and
only true terms are used. When the printout requires more than one line,
the last term on each line is completed before beginning the next line. A
term is never split up between two lines.
In the Boolean simplification mode, the subroutine branches directly
to the Boolean equation printout section used in the counter design mode.
The Boolean variables are assigned the same alphabetical letters as used
in the expression read in. The letters read in are stored in array LETR(I).
Only sum-of-product printout is used in the simplification mode.
For an example of the Boolean equation generated from array "A(I,J)"
under different output modes, assume array "A(I,J)U, containing three
















True Terms Don't Care Terms
For sum-of-product printout with true and don't care terms,
F = A'BC + AC1 + AB1 / B'C'.
For sum-of-product printout with true terms only,
F = A'BC + AC1 + AB' .
For product-of-sum printout,
F = (A + B' + C')(A' + C)(A' + B)
5.2 SOURCE LISTINGS AND FLOW CHARTS
The listing of the computer main-line program and subroutine programs
along with their flow charts are given in Figure 5.2 through 5.23. The
programs are written in FORTRAN IV for the UNIVAC 1108 computer and can be
adapted easily to any computer using FORTRAN IV or FORTRAN V.
Main-line Program




- JK and RS FF's
- pelay
- RST FF
- Countejf Don't Care Terms
Boolean 'Expression Array































MAX. or 10 VARIABLES AND APPRO*, zsu TERNS FOR BOOLEAN INPUT.
HIGHEST NO. AND MAX, NO. OF STATES FOR COUNTER INPUT IS 255,
PHOGRAM FOR 255 COUNTS USES ABOUT 25,500 WORDS MEMORY
NO||> - DECIMAL NUMBER SEUUENCE FOR COUNTER
A(I.J) - BOOLEAN LOGIC A R R A Y , 8(1. J I • BINARY SEQUENTIAL ARRAY
K > NUMBER OF VAKlAbLES, L - NUMBER OF INPUT COUNT STATES
N • NUMBER OF THUE + OONiT CARE TERMS, M • NUMBER OF TRUE TERMS
NH • MAX. NO. OF COLUMNS IN B A R R A Y , NC • COLUMN NO, OF B ARRAY
LETR • LETTER A R R A Y , FCoDE(I) • FLIP-FLOP CODE NUMBER











ATII.J) • PRODUCT OF SUM TERM ARRAY, MPs • INPUT/OUTPUT FORM CODE NO. OGTL
- INTEGER BLANK, 0 ATR , FCODE , A , C , Fi-AT
DIMENSION At 10,257) ,Nal ( 2b7 , 32 ) ,OA TR ( 60 ) , LETR < 26 } , FCODE < V ) »NO ( 2&7
DIMENSION ATUO.IOOI
COMMON A
DATA BLANK, C«F/|H ,1HC,|HF/
10 READIS.1S) IDATfUl),! « 1,80)
|S FORMAT (80A1) ' -'- - -.
MODE • DATR(I)
IFCMOOE ,EQ, BLANK) CAUL EXIT
IFIMODE .£«. C) GO TO 20
IFIMOOE ,E8, F) GO TO 60
60 TO 10
20 CAL1L CTRJN (OATRi NBI, FCOOE, K»'L» UtTR'V NO,'~NRT» " MPS J" ' -- " '
J • 1
22 I CODE • FCOOE(I) " ~ • "~ ""
GO TO I30,30,3'4,3'»,3e.3e»|0,2<«) , ICODC
2H I - I * 1 ' - - -•
GO TO 22
30 CALL JKHS ( L »K , I CODE , NB{ , NH , NC ) - — — •• —
GO TO HU
3H CALL OLTRG ( L , K , I CODE , N» I , NH ,NC )
60 TO HU
38 CALL RST <L,K, ICODE.NBI ,NH,NC)
HO CALL CTOC JL.NH.NC.K.NBI >
60 CALL A R R A Y (NBI, K, NC • L, MPS, A, N, M, AT, MlN)
IFIL .LE. 2**K/4) CALL OETRU \ K ,M I N , AT , NRT , A , N ,M )
CALL BOOL < N , K i M , N R T , A )
6t CALL OGLOT I A ,LETR . K ,N ,M .MODE ,FCODE I | ) »NC ,NO ,NB I ,NH • NRT ,MPS )
IFINC .£9. NH > 1) GO TO 2H
GO TO bU
*0 CALL BLNJN (OATH, LETR, A, K, N* M, NRT, MPS)
IFIMPS .EO. «j) CALL ARKAYiNsi ,K,NC,L.MPS,A,N,M,AT,MIN)
-• .CALL BOOL |N,KiM,NRT,A)
CALL OGLOT < A .I.ETR , K ,N • M . MODE .FCOOE U ) • NC ,NO ,NB J ,NH , NRT , MPS )












































































Figure 5.2. Program DIGITL
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SUBROUTINE BLNIN (OATR, LETR, A, KI N, H, NRT, MPS)
INTEGER A. DATA, SYMB, BLANK, BAR.PLUS, STAR, OATR, SLH.RPAR
DIMENSION OATR(l),LETRll),AIIO,l).SYMB(26),DATA(500)
DATA (SYMBll) .1 "1,26)/IHA,IHB,IHC,IHO,|HE,IHF,IMG,|HH,IHI ,»HJ,
lHK,lHL.lHM.lHN.lHO,!HP,lMQ,lHR,iHS,lHT,lHU,lHV,|HW,lHX,iHT,lHZ/
DATA BLANK, BAR.PLUS.STAR/IH-, |H», JH« , |H»/ , 5LN/ I H//
DATA LPAR.RPAR/IMI , |HI/
MPS • 0 '" "" ' " " "
N • )
IM • 0 " " " " "" " "
NRT • 0
H ~ 0 ' "
DO 10 1 • 1,26,1
LETRIU • BLANK -
CONTINUE
I N • 5 . . . .
10 • 6
DATR(|)a BLANK . . .
ftRITE (10.12)
FORMAT (IHl, IOX, 'INPUT FUNCTION IF m TRUE TERMS /I
18H DON'T CARE TERMS), /30X,
»• TERMINATES BOOLEAN EXPRESS 1 ON ••/// 1 6X ,« F •')
IBK • 0
MRITE (10.18) (OATR(J),J • 1,80)
FORMAT ( IH*, 18X.80A1 .//)
IF(OATR(J) .tft. BLANK) 60 TO 2H
I M • I M » 1
OATA( IM) • OATK(J)
IF1MPS »EO« *l» 60 TO 2| --
IFIDATAUM) ,E«. LPAR) 60 TO 22
IFCOATAUM) .£«. SLH) 60 TO 27
|F(OATA(1M> «EQ. BAR .OR. 0 AT A ( I M ) .£«. RP AR ) 60 TO 20
I F I D A T A C 1 M ) .E«. LPAR) 60 TO 26
GO TO 28
60 TO 20
IFdBK .GE. 80) 60 TO 30
H • N
N • N «J - - . •- -- '- - --
(.0 TO 20
DO 1 ? 1 • 1.26 - - —
IF (SYMam .em. OATA«IM» ao To 29
LETRI I) « SYMB(I)
60 TO 20
CONTINUE
CONTINUE : • • - - -•














































































































Figure 5.4. Subroutine BLNIN (Sheet 1 of 2)
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-30 IMM .ES. 0) M • N . _ BUN 56
K • 0 BLIN 57
00 3t I • 1,2* BUN 58
IMLETR(I) tE8. BLANK) 60 TO 3*» BLJN 59
K • K *l - BUN 60
LETR|K) . LETRII I BLJN 61
-3t CONTINOfc -- BUN 6Z
WRITE (10.36) (LETRttl.l » liK) BUIN 63
36 FORMAT (1M , I OX ,'LETTERS USED » »30A|) —• - BLJN 61
00 38 J m 1,N BL|N 65
DO 38 I - liK BLIN 66
»( I ,J) • J BUN 67
-38 CONTINUE - - - ~ BLJN 68
L • I BLIN 69j - o BUN 70
tO J - J + 1 BLIN 71
| F I M P S . E O . O . A N D . I D A T A l J ) . E 9 . P L W S . O R t D A T A U I . E Q t S t M » 00 TO «*8 BLIN 72
1FIMPS.EO.-1 . A N D . O A T A I J I . E 9 . R P A R ) SO JO IB BLIN 73
00 42 I • ItK " ~ BUN 7H
I M L E T R ( J ) .EQ. O A T A ( J ) ) 60 TO tH BLIN 75
««2 CONTINUE - BUN 76
1FUM ,GT. J) 60 TO HO BL 'N 77
CO TO 50 ••- - - BUN 78
lit I F ( 0 » T A ( J » I ) «EOt B A R ) 60 TO <*6 BLIN 79
AII to • i" " BUN eo
GO TO HO BLIN 8|
•16 A I I . L ) » 0 - ~ -: -'- BUN 82
J • J * J BLIN' 83
CO TO tO BUN 8t
•48 l_ • L » I BLJN 85
CO TO tO ~: " ~ 8UN~"86~
60 CONTINUE BUN 87
RETURN - - • - - . - - • - - --. - BLIN 88
CNO BLJN 89
Figure 5.4. Subroutine BLNIN (Sheet 2 of 2)
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SUBROUTINE CTRlN (DATR, NOB!, FCODE, MX, M. LETR, NO, NRT, MPS) CTlN
INTEGER OATH .FCOUE, BLANK, COMMA, A, D,R,T, CLR, SLH CTIN
DIMENSION DATR(|I.NOBlUb7.1l,FCODC<l)»LETR(l)iNO(|) ,NBLE(26) CTIN
DATA BLANK, COMMA, A, D.JJ.R|T,SLH/1H • 1M , , 1 HA i 1 HO . 1 HJ , IM" i IHT i JH// CTlN
DATA (NBLCU).I •! ,26)/lHA,lHB,lHC,lHO,lHE,lHF,lHG,lHH,lHl ,IMJ, CTIN
1 lHK.lHt.lHM,|HH,lHOi»HP,lH«.lHR,lHS.lHT,lHU|lHV,»Mr, IHX, »Mt,»MZ/CTlN
IN » & CTIN
1 0 - 4 '- CTlN
MPS • 0 CTlN
DO 7 1 « 1.26 - CTlN
LETRl 1 ) • NBLEI1 > CTlN
CONTINUE — -•" — ~ --;• CTIN
ftRITE (10.8) (OATRII), | • 2.80) CTIN
FORMAT (IHl.lSXtFLIP-rLOP TYPES SPECIFIED FOR COUNTERl// CTIN
t I6X'FC|P-FLOPS I <7?A|//) CTlN
FCOOE17) m 7
CLR • 1
NRT • 0 : • "
00 10 1 • 1.6
FCOOE( 1 ) • 8
CONTINUE
00 38 J • 2 1 80 ""
IF(OATRIJ) .EQ. BLANK) GO TO 38
IFIOA T R I J ) «E8« SLH) NRT • T
IF(OATR(J) .EU. N|JLE<16)) MPS • I
1F(DATR(J) . EU. COMMA) 60 TO 12
IF (CLR • EO. 0) 60 TO 38
GO TO |4 -
CLR • 1
GO TO 38
|F(DATR(JI *EUi A) GO TO 16
IFIOATR(J) .EU.JJIGO TO 20 "
IFlOAfR(J) .EQ. R) 60 TO 22
00 18 I • 1.4
FCOOEI I ) • I • ' • —
CONTINUE
FCOOeil) • 1
1F(OATR(J*2) .EU.T) 60 TO 24
GO TO 36
FCODEI6) • 6
IF(0*TRiJ) • £&• T) 60 TO 28
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Figure 5.6. Subroutine CTRIN (Sheet 1 of 2)
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K2 FORMAT U6IS) -..- -- - -. .-_.. ....
•RITEU0.41) M.tNOIM.I • 1,M)
ill FORMAT UHO.ISX'INPUT COUNT OAT*, FIRST NO. {$ NUMBER OF COUNTS'
I //U1X.1MS/M
1F(NO(M) >EW • NO(M»J)I 60 TO t' •-•- -
L • M * I
NO(L) • NOIII" " ""
GO TO Id
H6 L • M ' ' " " "" • "•"•• '
M • H • 1
N8 MB 16 • NO«M)
00 SO I • J ,M
iMNoiIi .6T« Nbldii NB!<I «'NOtI) • ........ — .
60 CONTINUE
BIG • NBIG
HX • ALOGlU(Bl6)/ALOGlO(2,0)» ItOOOOOl
NOMX • 2*«MX • 1 •"" '••""'
NOS • 0
62 DO 6H r«'liH
IF)NO(l) .EQt NOS) GO TO 5*
SH CONTINUE ' "
L • L * J
NOItl • NOS ~ " " ---.--- - - -
b* IF (NOS .GE. NOMX) GO TO 60
NOS • NOS •• '
GO TO 52
40 CONTINUE
00 6H I • I,L
NU • N O l l ) " '•
00 62 J • I, MX




WR1TEI 10,72) UETRI I > • 1-1 .MX)
72 FORMAT (///!HOi20X> INPUT COUNT SEQUENCE LOGIC'///
1 ( 23X ' I »Sx 'NO ( I ) '3X26 ( | XA I ) ) )
00 74 I . l.L
1 f ( I • EU» M»2 J MR I TE (10.73) • - -
•IK 1 IE 1 IU t 7*1 1 1 |NB 1 I 1 t (NUB 1 \ i i Jl |J"I »H*I
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Figure 5.6. Subroutine CTRIN (Sheet 2 of 2)
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CTCIN ( DATR, W08I. FCOpt,
w, n, iETft,No,imiT, nn)



























SUBROUTINC JKKS IM ,X , ICOOE ,8 ,N ,C »




F»2«»X ' ' •
P»Ci»o • • . .
Z»Z»I




1 F Ifc »EQ«M* 1 1 SO TO 2|
H«#+l
SUM-8IW.2I - BlHVll" '
IFISUMH8,l»,20




"8C».PI»l - '~ •"'
8tW.T»«H
GO TO 1 6 -
tF( icouE.ea.i) fio TO at
B(tf,P)BO - — — — — • ~-
a<*.T)«i
(•0 TO 16
a ( w , P ) « 4
a ( *• T > • 1 —
GO TO 16
I F 1 0 1 N t 2 1 »E8« I ) 60 TO 17
8(«/,P)«0
Bt*,T)»H • • • - - ---• - —
GO TO 16




£. t\ T n 31
END
JKRS
,. . ., - . ttf 0 C
JKKS












- ' — ' -• JKRS
JKRS
. . . . . . . . . . . . . . JKRS
JKRS




















































Figure 5.8. Subroutine JKRS
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CUflBlJ"
Figure 5.9. Flow Chart of Subroutine JKRS
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SUBROUTINE OLTRG I M , X , I CODE t B ,N ,







. X * I) RETURN
lF(«.eU.M»l) GO TO 21
IM ICOOE.E8.3) GO TO 80
SUM-B(W.Z )»B IH iZ )
82 IFC5UM.ee.0) «Q TO 81









































Figure 5.10. Subroutine DLTRG
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C STHRT 3










SUBROUTINE RST ( H . X . ICOOE ,B ,N ,C )
INTEGER C • * t F t f > 2






1FIZ .EQ. X » I) RETURN .
tt-0
TT-T»I
WaW+l • - ' ' ""•
If <n.EQ.M»l ) 60 TO 21
H • H * | .
SUM-IUN.Zl*BlHtZ>
IF ( SUM) 1 8, 19|20 ~ -........._.
1FC |COO£.E9,b) 60 TO 00
BlNtPI'H " - " - '
Blfl.TI-U
GO TO 16
8 ( H t P I » 1 "
81 «.T )"U
GO TO 16
IF < ICOO£«E<J«SI SO TO 8l " " " " " "
81 W.P )«0
8(*.TT)«1
GO TO 16 - - "" - ~
G 0 T 0 1 6 •



























































































Figure 5.12. Subroutine RST
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- - - - — --- CTDC
CTDC
CTOC
f T n f
CTOC

























































SUBROUTINE ARRAY (NBI, KK, NC , UN, MpS, At N, M, AT, MlN)
INTEGER A, AT, RO*, NK '"" " :" ~ -....- - - - -
DIMENSION NB|(2S7,I) ,A( 10,1) ,AT( 10,1 J, ROW! lOO»t*K(25)
ITU • I " . . .- - - - -
IV • 2»»KK » 1
L • 0
IF (MPSI 201, 202. 203
ITU • 0 "" " " " " ""
IF (LN .LCt 2**KK/6) fiO TO 204
00 206 I • 1 t UN
IF INBIII. NO • ITU 1 206t 206, 206
L • L * 1
00 207 K • I t KK
A I K , L > » NB I ( 1 , K 1
CONTINUE
M • L • "" " ' -- -
00 208 1 • It IV
IF (N81U, NO • 4 1 J0«t" a09t"J08 " - - - - - - - - - -
L • L * I
00 2l| K • It KK ' •" — -"• -" ~
AIK, LI • N B I I l t KJ
CONT |NUE ' ' •"••
N • L
I R • N * 1
00 2)2 1 • 1H, IV
00 212 K • 1 t KK .••••-• — -••- • • • - --
A I K . I 1 « J
CONT 1 NUE
RETURN
00 211 !• 1,1 •• • •• • • ... .........
00 2|3 K • t, KK
ATI*. It m A(K| I) -~
CONTINUE
MAX • M
60 TO 2l<* - - : -••
00 215 | • | , UN
IF (NBKI. NO • ITU I 215, 220, 2lB -— - -
L " L * I
AT(K.L) • N B l l l , K|
M|N . L « I
00 217 1 • 1, UN
L • L * I
A T ( K . L I * | * N B | ( | t K )
CONTINUE
MAX • U
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Figure 5.16. Subroutine ARRAY (Sheet 1 of 3)
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00 219 I • 1, KK ' .- .
00 219 J • It 100
M 1 . J) • 3 — - - -
219 CONTINUE
| F | n A * < L C « M i r i « | ) 6 v T Q I 7 U
31 IK • I
MR6 • 0 '
ITS . 0
"36 00 HH K • IK,KK '"
Nl • 0
NZ « 0
oo HO 1 • MIN,HAX
1 F ( A T 1 K t 1 I t EQ « 1) N 1 * Nl * I
IF(AT(K,1) tEOt 0) NZ • NZ » I
HO CONTINUE
IF I N 1 - NRS ) HI ,50,50
' Ht IF<NZ w NRG ) H3,52,S2 "~~ '" "
H3 IF INI .ST. MKG) MRS • Nl
IF (NZ «GT« MRGj MRG «~NZ — - - - -
HH CONTINUE
H5 |F(MH4) H6tH6,|H5
|H5 NRG « MRS
60 TO 3H -•-
H6 IFIITS) 3H,70,3H
•' 60 AT |K.M«) • ) ~ -- - -
IFINZ ,GT. MRS) HRG • NZ
GO TO SH - -
52 AT|K,H«f) • 0
IF(N1 <GT« MRC) MR6 • Nl
5H ITS - 1
• L • MM
00 60 I • MJN.MAX
IFIAT(K.I) .EQt ATIK.NW)) 60 TO 58
t • L * 1
NCOL « 0
00 56 J • I,KK|F|AT(J<I) tE9t 3) NCOt • NCOL * I
»T(J.L) - ATUiJ)
54 CONTINUE • -•
IFIATIK.U tNEt 3 .AND. NCOt ,E9t KK • 1) ITS
|6H IFINcOL » KK) &7,70,67
67 ATIK.L) • 3
CO TO 60 ... . .
68 ATIK.I ) • 3
60 CONTINUE "• • ~ ••"• ™
MKI I 1*2) « K
IFIITS) 168,166,168 — - -
166 ITS « I
146 WK( 1 I*<M • MAX
61 |F(lt «GE. 2UGO TO 7*
»K(II*1 ) • HRG
!NlC||l*3l0Nn6'"






_,. . . A R • V
^ ™ AT
ARAY










•• " • Af( A Y
AftAY
A R A Y
ARAY
- — -• - • ARAY
ARAY




n n A I
A R A Y
- - ARAY
ARAY





A ft A V
A R A Y
A P A V
ARAY





































































44 LA • LA *
00 68 l« • I,I life "
K« . «K(|N«2|




IFUI .Eg. t) GO TO"200
II •• II •>' S
MIN • HK||I)
MRG - W K I I I »1)
NRG • WKMl+3)
MAX • WK(|I*4)
MW • MAX * t












IF UK * KK) 34. 34, H6
74 MHW • H« + |
IM • L » M*
00 78 L* • I,|N
78 ROWILMl • 1 "
LST . LA » I
LA * I -- —
88 I • HHN,L
I - M*
R0«(l*)




NL • I • M*






90 NL » NL +
IF(RO«<NL> .Ed* KK)
NOWINL) • RONlNtl * |
GO TO 80
92 IF(NL .EO. IM) 60 TO
ROtt(NL) • 1
GO TO 90
9M 00 96 J • I ,KK
94 AIJ.LA+1) • 3
IFIUST * LAI 97.97.72

















GO TO 72 ••- :
170 LA • 1
200 H m LA
M • LA
180 IFIMIN .LC. I tANO*—HFS-«NEr
RETURN
. ..















AR A Y 128
ARAY 129
























AR A Y ISM
ARAY ISS





















Figure 5.16. Subroutine ARRAY (Sheet 3 of 3)
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Figure 5.17. Flow Chart of Subroutine ARRAY (Sheet 1 of 5)
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Figure 5.17. Flow Chart of Subroutine ARRAY (Sheet 3 of 5)
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Figure 5.17. Flow Chart of Subroutine ARRAY (Sheet 4 of 5)
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I |AU,LAH) = 3

















SUBROUTINE OETRU (KK, M J N i ATi NRT, A, N, M)
INTEGER A> AT. ROW - ""
DIMENSION AT( JO.I) , JA<28,92) .ROIM100) ,AUO,2S7)
COMMON It " " ""
I F « M ,LE. 1) RETURN
L » M I N
00 22 1 • i , N
ROW(L) • o : "
00 20 K • 1, KK
AT(KiL) » A ( K • I ) " " " " ." ~"~ " " - "
I F ( A ( K i I ) ,NE. 3) ROW(L) • ROW(l) » t
CONTINUE - - - ; -
IFIKOW(L) ,NE. 0) L • L * I
IFU .E9. M) LM • L— • I
CONT 1NU£
L » L » 1
MI » MIN . |
J* » J
00 21 1 • I, MI
I A( 1 . I ) • 0
00 36 J • MIN.LM
JVK » JH » | - . .
NCOL • 0
00 34 1 • |, Ml ' - "•
00 30 K • li KK
IFUTIK.ii * AT(KjJ) ,E8t 1)60 TO 32
CONTINUE
IAU.J*) • J - -- - --- - ---
NCOL • NCOL * 1| A < | , l ) > l A ( I i l ) * l • • • • • • . .
GO TO 34
1 At 1 ,J«> . 0
CONTINUE
IFtNCOL .EQ« 0) GO TO 3S
I A I M J N , J*) • NCOL
60 TO 36
JW « JW - I
CONTINUE
IF (J* .GT. 92 .OR. MlN ,GT. 26) WRITC(6|38)
FORMAT (IHO.'THE FOLLO*lNft BOOLEAN FUNCTION MAY BE IN ERROR'/
1 |X. 'INCREASE DIMENSIONS OF U(-i»> IN SUBROUTINE OETRU'J
LR • 0 -••..... - — — ...
MRO* • 90
00 H2 I • J, MI
IFUAI1. |) * MROW) HOi «*2, ««2
MKUH » 1 A 1 1 • t 1
U« • I
CONTINUE — -••• — -.- — • -




00 H6 d » 2, JW
• NL • lAILHiJ)- - - • • • • - • -— - - --






























































































































R01MNL) -20 „ . . .
00 48 I • It Ml




DO 56 i • MJN.LM _ .. .
IF(ROAU) - 20) 56t 52i 66
LA • LA * 1
00 54 K • It KK
A(K |LA) • AT(K » I )
CONTINUE
M • LA
IMNNT tEQt 1) GO TO 61
00 62 I • MJN.L
IF(ROMI) .EQ. 20) GO To 62
LA • LA * I













































































I = I, MI>
*i IIACI, ;.±p = O^
I ^4
I »<DQ J =^IN. LM>
I »<C DO I = I, MI >
(—>C DO K = I • KK >
= J
NCOL =. NCOL -»- I
IACI , I ) =
Figure 5.19. Flow Chart of Subroutine DETRU (Sheet 1 of 3)
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, 7) = A/COL «" 0
OW(WL) ^  ITS
I XyJO X a I>A1I ^>
648
Figure 5.19. Flow Chart of Subroutine DETRU (Sheet 2 of 3)
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SUBROUTINE BOOL ( R , X , S .NRT , A )
INTEGER A.C.F,6,S,R,T,U,V,»,X,Y,ZrSUh,RTiRR|XX
DIMENSION A(IOtl)
1FIR .LE. 1 1 RETURN
IP-0
1 mO .
IFIS ,EU. 1 .OR. S •Ea< R) 60 TO 910




I • 1 • 1
1M1 .X.I) 254,251.254
IP-IP*|
IF I IP .EO. 2) 50 TO 502
1FUP » 3) 514il20,5l4 "
JJ - I
00 510 J • 2»R
DO 504 I • l.X
I F ( A ( l , J » .NE. 3) 60 TO 60*
CONTINUE
GO TO 509 " ' "
JJ - JJ * 1
00 508 I I • 1 .X - -
AIII.JJ) • A l I I i J I
IMJ.EQ. S ) S " J J • .
CONT INUE
R • JJ " '
IR • R
1 • I . . . . . . .
J • 0
J-J»I • " "" "" ~
IF( J.&E. IR) 60 TO 818|F(A|ItJ)>EQi3) GO TO 84 7" .-..-.
K • J * 1
SUMaA(I.J) » Atl.K) •""
IF 15UM-I )808,807 ,808
K»K»1 •— - - - • - - -
IFIK.eQ.IR«l)60 TO 817
GO TO 809 -- •• •• • " ••-
C«R*l
oo a i o L» i i x
AIL.C 1 • A(L»J)
CONT I NUE
A( 1 ,C 1 • )
RR*0
HR»RH*1
1 F 1 RH <EQ • X* 1 ) 60 TO 8 1 1 • •—
SUM • A(RRiK) » A(RR.C)
Iri5UM"ll OJ«i»JJ»81i -— -- -
00 819 T-I.X
A I T .C > "3 '" ' . " ""
CONTINUE


























































































Figure 5.20. Subroutine BOOL (Sheet 1 of 3)
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• Ji XX«Xx«J -•-- BOOU 56
IF<Xx.Ed.X*l» 60 TO 8|6 BOOL 57
lF(A<xX.C).LT.A|XX,K)r 60 TO'SIS BOOL 58
AIXX . C I • AIXX.K) BOOL 59
GO TO 815 ~ BOOL 60
8J6 A(J,C) • 3 BOOL 61
U • 0 BOOL 62
•00 *• W»l BOOL 63
|F(*.E9.|S*1 »SO TO 808 ~~ ~" BOOL 61
Z • I BOOL 6B
vio mz.ee.x+u so TO 9oa BOOL 66
SUM«A«Z,C> » AlZiW) BOOL 67
I'FISUM-l I909,800t909 BOOL 66
909 Z-Z«I BOOL 69
GO TO 9jo - • '-— —'-•-• BOOL 70
908 RT»I BOOL 71
906 IFIRT.EU.X+I ) 60 TO 906 ~- -— BOOL 72
SUM«A|RT,W) » A(RT(C» BOOL 73
IF I SUM) 907.907,800 " : BOOL 71
907 RT-RT*l BOOL 75
GO TO 905 ~ " - •'— BOOL 76
•906 00 6 U-l.X BOOL 77
..,, .... » • ii ft \ , - „ . D On I ID
, A I U • VF I • A t v t v I ~ ~ ~ ~ ~ ' P w v u r o
6 CONTINUE BOOL 79
901 Y»* BOOL 80
8*0 Y-Y*| BOOL 81
IFtY.eB.Ol) CO TO 80S BOOL 82
V-l BOOL 83
• 90 IF(V.C8.X*J) 60 TO 900— — : BOOL 81
SUM-AIV.fl) » A(ViY) BOOL 85
|F(SUM*l)'860.660.880 BOOL 86
880 V«V*1 BOOL 87
GO TO 890 - —- BOOL 68
900 F»l BOOL 89
902 IF(F.CQ.X»1) 60 TO 870 — BOOL 90
SUM-A(F.Y) • AIF.W) BOOL 91
IF(SUM) 90J.90J.660 BOOL 92
90J F-F»I BOOL 93
• - GO TO 902 - -~ - • • • • - ' -- - BOOL 91
870 00 7 6"J .X BOOL 95
AI6.Y) • 3 -- -•- —- - -— BOOL 96
7 CONTINUE BOOL 97
GO TO 860 — ; BOOL 98
120 J • 0 BOOL 99
MK - S - -- BOOL 100
602 J • J * I BOOL 101
NTH . 0 - - - - BOOL 102
IF(J . NK «• J) 606,601f606 BOOL 103
601 IFiNRT .CBt 1 .OR. MK .EQ. R) RETURN- BOOL 101
MK - R ' BOOL 105
606 00 608 I • J.X - - BOOL 106
IF I A I I . J ) .EQ. 31 NTH * NTH * 1 BOOL 107
*08 CONTINUE •-; - - - ----- BOOL. 108
IF(NTM "X *1) 6jO.602.602 BOOL 109
6)0 NCL « 2»«NTH BOOL I JO
JT » R * NCL BOOL HI
Figure 5.20. Subroutine BOOL (Sheet 2 of 3)
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.... MC • R * I
 ; - —-...'.- BOOL 112
MT « -J BOOL 113
00 620 I • >.« " :- BOOL IH
1F(»(I,J> «EQt 3) 60 TO 416 BOOL I|S
00 41* JJ <• MCiJT - BOQL. 1)6
411 AII.JJX All.J) BOOL 117
•—. 60 TO *20 BOOL, lit
414 MT f MT » I BOOL 119
•-'•• IOZ • 0 - " — - - —'•-- BOOL 120
MOO • 2»»MT BOOL 121
00 618 JJ • MCiJT BOOL 122
AC I .JJ) • IOZ BOQL 123
. t» • I B __ _ , T^ J-^  ^  tj (\ f\ I • I 9 11
" JM • J J » n ' " *" " " ~ D WUU * * 1
1FIJH • CJM/MOO)»MOO .Efl, 01 lOZ m I • IOZ BOOL 125
419 CONTINUE BOOL 12*
480 CONTINUE BOOL 127
00 660 JJ • MC»JT ~. BOOL 128
00 4*0 K • lilK BOOL 129
IFIK .£«. J) 60 TO 6<tQ —- . BOOL 130
ITS . 0 BOOL 131
00 630 1 • ItX - BOOL 132
IMA(I.K) «CQ. 3) 60 TO 430 BOOL 133
I F ( A ( l t K i • AII.JJ) .NEt 0) SO TO *10 ~ - BOOL 134
ITS • 1 BOOL 135
4)0 CONTINUE — BOOL 136
IMITS «EO. I) SO TO 460 BOOL 137
4<*0 CONTINUE -•- -- BOOL 138
60 TO 602 BOOL 139
4SO CONTINUE - - - BOOL MO
00 464 1 • l.X BOOL Ml
_ . . . . , _ _„___.__ „ _„ __ RQHI lu94RT A l l i J ) • 3 ' BWUL »1*
60 TO 602 BOOL It)
• IHQ - --- :-• - : - --BOOL-MT
Figure 5.20. Subroutine BOOL (Sheet 3 of 3)
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Figure 5.21. Flow Chart of Subroutine BOOL (Sheet 1 of 4)
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Figure 5.21. Flow Chart of Subroutine BOOL (Sheet 2 of 4)
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Figure 5.21. Flow Chart of Subroutine BOOL (Sheet 3 of 4)
148


















DIMENSION A( 10, 1 I ,LETR I 1 1 ,OATA( I 10) ,riN(3)
DIMENSION ROVII 12U) ,NO( 1 ) ,NBI 1257 , 1 ) , |RW(7S)
OATA LPAR.RPAR/1HI , 1H|/
OATA BLANK .BAR .PLUS. SLH, ONE/ IH , 1 H ' , 1 H» , 1 H/ , 1 H 1 / , I DSH/ 1 H./
OATA C.O.FiJiKiR.S.T/|HC.lHO,lHFilHJ,lHKilHR. 1HS , 1 HT/ , I ZRO/ IHO/
OATA ( l«W< t » , I -1 ,72 I /IHO, 1H-.1H ,IH;,IH.,1H ,IH-,1MJ,IH ,1H»,IHO
IH , IHO IH-.tH , I H l o l H O . l H ,IHO,iH|,lH , |H»flHO(|H ,— --
IHO.IH IH tlHUlH ,1H .IHO.IH ,lH ,1M1«1H ,lH .
IHO.IH IH t l H l t l H , IH , 1HI.1H , IH , IhO.lH i.lH .
IHO.IH. IHO, IH1 , IHO, lH»,iHOtlH| ,lH», 1H« , IHO , IHO .
IHO, IH- IHO.IH*. IHO, 1H1.1 HO ilH*tlHl.lH*tlHO.lHO/ -
IN • S
1 0 • 6 "'• " ' ' •"•• ••-•••• -
IFIMOOE .CQ» F) CO TO 52
1FIMOOE .EB. C) 60 TO 10 ""
GO TO 99
IFINOKK ,EQ. )) SO TO 12
GO TO Ht
NIN • 2 """ •"" •""' - - - - - --
U • 1 .
1 2 » 2
1 3 - 3
F I N C 3 I • BLANK
IFIFCOOE .Eg. 1) GO TO IH
JFIFCOOC .Ett. 5 .OR* FCODE .EQi 6) CO TO 16 - — --
IFIFCOOE .E8. 2 .OR. FCOOE .E«. 6 .OR. FCODE .EQ. 6) 60 TO 20
NIN • 1 ~ -
F|N(2| • BLANK
IFIFCOOE .EQ. 3) CO TO 2«
F1 N 1 1 ) • J
60 TO 28
F I N I 3 I • T'" - " —
NIN • 3
FIN! 1 > • S
GO TO 28
F I N C H • T ' -- •- -
GO TO 26
1 3 - 2
nor • i
NI • 1
Jl • |2*FCOOC » 11










































































































Figure 5.22. Subroutine DGLOT (Sheet 1 of 4)
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.102 FORMAT < lHl26X3tAl,iX| , 'FLIP-FLOP TRANSITION INPUT &EQU J REHENT5.' ,
1 ///2SX'0 **•?> Q 0 --»-> 1 I --••-> 0 I -«•-"> l»>
«RITE( 10, tOt) ((FINIlId «J,3)|N • 1 , H) , t I R* { |) . I - Jl|J2)
fOt FORMAT (27X.M1AI , UA| ,IXAJ,8X)/27X,H(A» i UAJ.lXAJ.BX)///
1 2SX.S3HM1 • TROEi '01 • FALSE, ».» • DON'T CARE//*
MR ITEM O.I 10) FlN(m.FIN<I2),FIN(lJ)
HO FORMAT MHO, 26X. 'TRUTH TABLE FOR COUNTER US 1 NS» 3 ( 1 X I A I ) * — -
J » FLIP-FLOPS'/)
1L • 0 " ~
00 I 12 L • 1 tKK
RO»I1L»1) » LETR(L)
ROMI1L+2) • BLANK
JL « IL * 2
1 12 CONTINUE
00 I |<i 1 • 1 ,2
IL • IL * »
us RowMD • BLANK --- -
00 1 IB L » 1 »KK
00 I 16 I • 1 iNlN -
ROWI IL*I 1 • MN< I )
ROW|IL«2> • LETR(L) : " ""
/ R0*< IL + 31 • BLANK
IL • IL * 3 "" " ""
1 16 CONTINUE
'118 CONTINUE •'•
M R l T t l 10, 120) (RON(i).I • 1.1L)
120 FORMAT 1 |HO i IQX'NO'bX , 1 30A1 ) " " -.--..
NLG • 2«»KK + J
00 1 HO \ " 1 iNLS
IL « 0
00 1 30 L » J »NH — • •
RO*(IL + 1) <• JOSH
|F(Nj)I(ltL) tEQi 1) KOWIIL+I) • ONE
I F I N b l l l . L ) .EW. 0) ROMIIL+1) • IZRO
R O W ( I L * 2 I " BLANK
IL « IL * 2
|F(L »£Ut KK) $0 TO 122 •" •• •• J '
60 TO 126
t 2 2 0 0 l 2 H ! | * l t 2 . ...
IL • IL * 1 .
12* IFIL .GE. KK) 60 TO 128
SO TO 1 30
128 IL • IL « 1
R O * ( I L ) * B L A N K -
130 CONTINUE
*R1TE< 10. I3H) N0« i) , CROftlL) iL " I t l L )
I3H FORMAT ( I HO , 8 X 1 H , bX 1 30A I )
31 «R1TE 110.32) F1N( I 1 ) .F1MII2) ,FIN|I3)
12 FORMAT <|Hl.31X.AItlX.Al.lX,Ali' FLIP-FLOP INPUT K«UATlONSV
1 38XHF • TRUE TENMS /*18H QON'T CARE TERMS)//
2 |H037X'CLOCK "--. » /H7X « I ' / lH*'i«»*X ' V ' /
«• • 1 i/MOX* 1 *9X'« !••.•>•) -






































































































Figure 5.22. Subroutine DGLOT (Sheet 2 of 4)
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- 3* FORMAT I lH*.3MXi-...> » A 1 ) : OGOT 112-
ttRITE (10.35) PGOT 113
35 FORMAT mOX» J » 1 2 X » M/HOX«I»12X»:») DC-OT ItM
IFIFINI3) .NE. BLANK) MR J TE ( 10 |3<«) F|N(3I PGOT US
IF(IJ .EO. 2) WRITE! IO»3M) FIN(l) ______ D6OT jj6
WRITE (10.36) PGOT 117
36 FORMAT (M0X»l»UX»:»/MOXt :»VX2H(Jt ,» {„*..>») PGOT 1)8
IFIFIN(2| .NE. BLANK) UN 1 TE ( 10 13«l» FINI2) PGOT 119
WRITE (10.38) PGOT 120
3« FORMAT «*OX» JM2XM'/«|OXM........t...J») DGOT 121
WRITE (10.HO) LETR(NOF) " DGOT 122
40 FORMAT < IHO/UX'FLIP-FLOP « A J ) D&OT 123
- «t*» IF(NI ,GT« NIN) GO TO 50 - ™ • DGOT 121
MS WRITE 110.H6) FlN(Nl). LETR(NOF) PGOT 125
- M6 FORMAT l|HOii-Xi2Mi» • I) "' DGOT 126
Ml - NI » 1 DGOT 127
—' - NC " NC * 1 - - OGOT l28
40 GO TO 56 "GOT 129
'"SO NOF • NOF * I'"" " ~" DGOT 130
NI . I PGOT 13)
WRITE (|0.ten LETR(NOF) - DGOT 132
CO TO Mb DGOT 133
-6* WRITE U0t60» - - -— OGOT 13M
60 FORMAT l////UX.»SlMPLlFjeO FUNCT10NMX,f(F • TRUE TeRNS /« DGOT 135
—' ' I 18H DON'T CARt TERM5)/-//15X»«f • t| - OGOT (36
66 L - 0 CGOT 137
JCLR .| - OGOT 138
1F(«PS .Ett* 11 GO TO 200 1><»OT 139
|F(M .EQ. 0) GO TO 67 D6°T ^O
GO TO SB PGOT 1M)
»00 I F « M .Ed. 0) GO TO-2S7: PGOT 1H2
L . t » l OGOT H3
OATAIL) • LPAR - •- DGOT ItM
00 2/2 JJ » ».M U6°T IH5
tx • L — DSOT l<*6
00 26M I f l.KK DGOT 1M7
IFIA(I.JJ) .E«t I .OR. ACI.JJI—iC«. 0>-*0-TO 2*6 PGOT 1MB
GO TO 26M OS<JT IS9
2*6 L -L* 1 - PSOT »50
OA T A J L ) " LETRI1J OGOT »5l
1 r i A i i ill • 1 ) - 2 7 D 9^A 9 7 Q •-- - - &60T 1 & 2
260 L . L t 1 ' P6°T 153
0*T«ktV.» . BAR -—. - OGOT IS*
270 C • L * 1 060T 15S
OATAIL) • PtUS — — -- - DGOT 156
26«» CONTINUE °6°T 157
IFIL * LX» 272i272.276 P6°T »58
276 OATAIL) » RPAR OGOT 159
177 L - L * I — 06°T »*0
OATA(t) . LPAR OGOT 161
IFIL - BO) 272,278.278 OGOT 162
270 L - L - 1 DG°T »«
WRITE (10.7«M tOATAID.I • »«Ll OGOT 16M
WRITE 110.BO) OGOT 165
. _ _ _ DGOT 16A
• "- t, • Q ' w»vi .ww
JCUR . 0 0«OT 167






















CO TO 277 — - - •• -• .—
CONTINUE
IML .LE. J .AND. JCLR e£8» ») 60 TO 2««»
OATA(L) • BLANK
OATA(l) • IZRO
6 0 T O 9 5 " - - • • - - • • • • - • • • •
L • L * 1
Q A T A I L ) • ONE " -.-.... -
60 TO 96
DATA IL* 11 • IZRO —
OATA|l»2) • BLANK
O A I A ( L + J I — l ^ n ' — •
OATAIL»HI • BLANK
U • U * 1 - - . . . - .
I F I N K T .EO. t> «0 TO 73
00 72 JJ« liN ' -- - ... _
LX • L
00 6 M | • | .Kit
IF < A 1 1 ,JJ) .E9t I .OR. AII.JJI.CQ. 0) 60 TO 66
60 TO 64 : ~
L • L * 1
OAT, A (C 1 • LETR I I 1 "
IF(AII.JJ)) 6*168. 6*
U • L * 1 ' ' ' ' "-•• - - - -
OATA(L) • BAR
CONTINUE - •"
IT(L .GT. LK) 40 TO 76
IFIJJ.EQ. M .OR. JJ.EOt N) 60 TO 82 -• - — — . .. — .
1FIJJ i£8. M .AND. NRT tCQt 1) 60 TO 73
liO To 72
IFIKL.E8.H .AND, H.EQ»0« .OR.UtUE .9 ) . AND. JCUR«E8,H 60 TO 81
DATAILM) 9 SUH - "
GO TO 7|
L • U * 1 , '-
DATA(L) • ONE
L » l. » 1
O A T A I C ) • BLANK
DATA(L»1I • PLUS . — •
IFIJJ.EQ. HI OATA(L*1I • SLM
OATA|L*2) • BLANK - - — - — ~ ~
L » L * 2
IML"80)7l»76t7B " '
L • L • 3
WHITE ( 10
 t 71 ) ' (OATA M >"l 1 '•— |'»Ul— - -- ' — - " "*"'
MRITE (10.80)
FORMAT ( 1HO) •-
L • 0
J C L R • 0 . —
60 TO 77
OATA(L«I I e BLANK












































































































\FF JNPUT COU.DTIOM HND
\FF BLOCK
Figure 5.23. Flow Chart of Subroutine DGLOT (Sheet 2 of 5)
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®Figure 5.23. Flow Chart of Subroutine DGLOT (Sheet 3 of 5)
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Figure 5.23. Flow Chart of Subroutine DGLOT (Sheet 4 of 5)
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L. - L t I
P/UA(L} = LPAR
Figure 5.23. Flow Chart of Subroutine DGLOT (Sheet 5 of 5)
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APPENDIX
USE OF PROGRAM STORED ON TAPE
The complete program deck, consisting of one main-line program, ten
subroutines, and control cards, contains about 1000 cards. Unless the
program is stored on a tape or disc, these 1000 cards must be submitted
each time the program is run. Hence, where the program is often used (a
most probable situation), it is convenient to store part or all of the
program.
An example of the program stored on tape is given for the program
stored for use by NASA personnel located at Astrionics Laboratory, Bldg.
4487, Marshall Space Flight Center (MSFC). The program was stored on
tape for use on the Univac 1108 computer at the Computation Laboratory,
Bldg. 4663, MSFC. The program deck, including sample data cards, re-
quired to run the stored program is given in Figure A.I. MSFC personnel
can submit this deck either through a terminal station or directly to the
Computation Laboratory. One such terminal station is located at Astrion-
ics Laboratory, Room A288.
The function of the program deck illustrated in Figure A.I is as
follows. Card #1 initiates the program run and provides accounting, iden-
tification, and scheduling information. On card #1 each user should sub-
stitute their own charge account number in columns 17-22, name in columns
24-29, and bin number in columns 33-35. Control cards # 2 and 3 call
the stored program. For this example, the program is stored on tape
number 10025 as indicated on card #2. Card #3 reads the elements from
the tape into the program file. Card #4 prints out the source listing of
main-line program DIGITL exactly as given in Figure 5.2. If this source
listing is not desired, card #4 can be left out. Control card #5 initiates
execution of the program. Cards #6 through 10 are sample data cards. Any
number of design cases consisting of any number of data cards can be in-
cluded. Note that the last data card must be a blank card. The last two
cards (cards #11 and 12) are control cards that terminate the program run.












































All the thirteen design examples contained in this manual (sections
3.3 and 4) were run at the same time on the UNIVAC 1108 computer using this
program deck. With all the thirteen design cases submitted on the same
run, the program used a total of 1.7 minutes computer run time and 25,000
words memory. The typical cost for this computer usage is $10. The 25,000
words memory is required for a counter design having 8 bits or 255 count
states. Since all the design examples were for counters having 6 bits or
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